

## SPMD150STP

### 1.5 A stepper motor driver module

### **Features**

- Wide supply voltage range, up to 42 V
- 1.5 A output average working current
- Full/half step and micro-stepping drive capability
- Logic signals TTL/CMOS compatible
- Programmable motor phase current
- Selectable slow/fast current decay
- Non dissipative overcurrent protection
- Remote shutdown
- Thermal shutdown
- Module size: 50.8 x 50.8 x 14.7 mm
- Operating temperature range -40°C to 85 °C



The SPMD150STP is a highly integrated stepper motor driver module, that allows the user to easily design a complete motor control system for two-phase bipolar stepper motors, interfacing directly the microprocessor to the motor.

The SPMD150STP is an easy-to-use fully integrated answer to motion control issues.

The phase current is chopper controlled, allowing good performances and high speed.

Modules offer an extensive range of protection such as overcurrent and thermal shut-down, that make it "bullet" proof as required in modern motion control systems.

Metallic case allows module to operate without external heat-sink or ventilation; moreover the sealed and molded package offers a complete protection against harsh environments.



Table 1. Device summary

ubic i.	Device Summary	
	Order code	
	SPMD150STP	

Contents SPMD150STP

# **Contents**

1	Bloc	ck diagram and pin connection		
2	Maxi	imum ratings		
3	Elec	trical characteristics		
4	Fund	ction description and application information		
	4.1	Power stage		
	4.2	Logic interface		
	4.3	PWM current controller		
	4.4	Power stage11Logic interface11PWM current controller12Decay modes15		
	4.5	Stepping sequence generation		
		4.5.1 Half step mode		
		4.5.2 Normal drive mode (full-step two-phase-on)		
		4.5.3 Wave drive mode (Full-step one-phase-on)		
		4.5.4 Microstepping		
	4.6	Non-dissipative overcurrent protection		
	4.7	Thermal characteristics		
	4.8	Case grounding		
		2100		
5	Pack	age mechanical data		
6	Revi	sion history		
_	7,1041	o.oo.o.,		

#### Block diagram and pin connection 1

Figure 1. **Block diagram** 




Figure 2. Connection diagram (top view)




Table 2. Pin description

Pin N.	Name	Function
1	VSS	Logic stage supply voltage. This pin must be supplied with 3.3V or 5V source.
2	REF	Voltage reference output. A voltage of 1.225V is available at this pin. It can be used to set the output current level.
3	RESET	Reset pin. A logic level low restores the home state (State 1) on the phase sequence generator. A $10k\Omega$ pull-up resistor is internally connected to VSS.
4	CLOCK	Step clock. On the rising edge of this signal, the phase sequence generator changes its state position, consequently the motor performs a step. A $10k\Omega$ pull-up resistor is internally connected to VSS.
5	CW/CCW	Spin direction control input. A logic level high sets clockwise motor rotation. A logic level Low sets counter clockwise motor rotation. Physical direction of rotation depends on windings connection also. A 10 k $\Omega$ pull-up resistor is internally connected to VSS.
6	VREFA	Phase A/B current setting input. Connect this pin to a properly scaled REF (Pin2) voltage, to fix the maximum phase output current. Connecting a variable voltage source (i.e. microcontroller DAC), it is possible to perform microstepping drive. The pin is internally connected to a $100 \text{k}\Omega$ pull-down resistor, with a $470 \text{pF}$ parallel capacitor.
7	RCA	Phase A/B current controller Off-Time set pin. Use this pin to set the desired Off-time of the switching current controller. A 470pF capacitor and $56k\Omega$ resistor are internally connected between this pin and GND1 (Pin13), giving a $16\mu s$ -time.
8	ENO	Module enable input. A high logic level enables module operation. EN (pin8) must be low, during power-up and power-down sequence, High during normal operation. (When this input is low, the output phases are in high impedance state, enabling the manual positioning of the motor). A $100k\Omega$ pull-up resistor is internally connected to VSS. A $100nF$ capacitor is internally connected to GND1
9	CONTROL	Phase current decay mode selection input.  A logic level high sets the slow decay mode.  A logic level low sets the fast decay mode  A 10kΩ pull-up resistor is internally connected to VSS.
10	HALF/FULL	Half/Full step mode selection input.  A logic level high sets the half step mode.  A logic level low sets the full step mode.  A 10kΩ pull-up resistor is internally connected to VSS.
11	VREFB	Phase C/D current setting input. Connect this pin to a properly scaled REF (Pin2) voltage, to fix the maximum phase output current. Connecting a variable voltage source (i.e. microcontroller DAC), it is possible to perform micro-stepping drive. The pin is internally connected to a $100 \text{k}\Omega$ pull-down resistor, with a 470pF parallel capacitor.

4/23 Doc ID 17160 Rev 1

Table 2. Pin description (continued)

Pin N. Name	Pin N.
12 RCB	12
13 GND1	13
14 GND2	14
15 PHD	15
16 PHC	16
17 PHB	17
18 PHA	18
19 VS	19
is VS	3,5

Maximum ratings SPMD150STP

# 2 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>S</sub>	DC supply voltage (pin19)	50	V
$V_{SS}$	DC logic supply voltage (pin1)	7	V
V <sub>input</sub>	Voltage range at pins VREFA, VREFB, RCA, RCB, EN, CLOCK, CW/CCW, HALF/FULL, CONTROL	-0.3 to 7	V
lo-pk	Output peak current	2.5	Α
T <sub>stg</sub>	Storage temperature range	- 40 to +105	) °C
T <sub>op</sub>	Operating case temperature range	- 40 to +85	°C
eP	Operating case temperature range		

# 3 Electrical characteristics

 $T_A$  = 25  $^{\circ}C$  and  $V_S$  = 24 V,  $V_{SS}$  = 5 V unless otherwise specified.

Table 4. Electrical characteristics

	Down of the second	<b>-</b>	Value			11	
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
Power stag	Power stage						
V <sub>S</sub>	DC supply voltage		10		42	V	
Is	Quiescent supply current (pin19)	All bridges		5	10	mA	
V <sub>Sth(ON)</sub>	Turn-on Input threshold		6.6	7	7.4	V	
V <sub>Sth(OFF)</sub>	Turn-off Input threshold		5.6	6	6.4	V	
ΔV <sub>VS-PH</sub>	Output voltage drop (VS to pins 15,16,17,18)	Io = -1.5A	0		0.9	٧	
ΔV <sub>PH-GND</sub>	Output voltage drop (Pins15,16,17,18 to GND2)	lo = 1.5A			1.1	V	
lo	Phase average working current	, c0'			±1.5	Α	
Protections	block	U/O_					
lo-sc	Phase short circuit current	Internally limited by overcurrent protection (Figure 7)	4	5.6	7.1	Α	
t <sub>OCD(ON)</sub>	Overcurrent detection turn-on delay time	(Figure 7)	200			ns	
t <sub>OCD(OFF)</sub>	Overcurrent detection turn-off delay time	(Figure 7)	100			ns	
T <sub>j(OFF)</sub>	Junction shutdown temperature			165		Ô	
Logic interf	Logic interface						
V <sub>SS</sub>	DC logic supply voltage		3.0	5	5.25	٧	
Iss	Quiescent supply current (pin 1)	All inputs open			1.2	mA	
V <sub>IL</sub>	Low level input voltage	Pin 5,9,10 V <sub>SS</sub> = 3 to 5.25V	-0.3		0.8	V	
V <sub>IH</sub>	High level input voltage	Pin 5,9,10 V <sub>SS</sub> =3 to 5.25V	2		Vss	٧	
Vth(ON)	Turn-on input threshold	Pin 3,4,8 V <sub>SS</sub> =3 to 5.25V ( <i>Figure 1, 2, 3, 4</i> )		1.8	2.0	V	
Vth(OFF)	Turn-off input threshold	Pin 3,4,8 V <sub>SS</sub> =3 to 5.25V ( <i>Figure 1, 2, 3, 4</i> )	0.8	1.3		V	
Vth(HYS)	Input threshold hysteresis	Pin 3,4,8 V <sub>SS</sub> =3 to 5.25V ( <i>Figure 1, 2, 3, 4</i> )	0.25	0.5		V	
I <sub>IL</sub>	Low level Input current	Pin 3,4,5,8,9,10		-0.5		mA	

Table 4. Electrical characteristics (continued)

Cymphol	Parameter	Test conditions	Value			11	
Symbol			Min	Тур	Max	Unit	
I <sub>IH</sub>	High level Input current	Pin 3,4,5,8,9,10		10		uA	
V <sub>REF</sub>	Reference output voltage (pin 2)		1.21	1.225	1.24	V	
REF_res	Reference output resistance (pin2)			10		kΩ	
VREFx_res	Current setting input resistance (pin 6,11)			100		kΩ	
Timing defi	Timing definition						
t <sub>D(ON)EN</sub>	Enable to output turn-on delay	lo=2.5A, resistive load (Figure 3)	100	250	400	ns	
t <sub>D(OFF)EN</sub>	Enable to output turn-off delay	lo=2.5A, resistive load (Figure 3)	300	550	800	ns	
t <sub>RISE</sub>	Output rise time	lo=2.5A, resistive load ( <i>Figure 3</i> )	40		250	ns	
t <sub>FALL</sub>	Output fall time	lo=2.5A, resistive load ( <i>Figure 3</i> )	40		250	ns	
t <sub>DCLK</sub>	Clock to output delay time	lo=2.5A, resistive load (Figure 4)		2		μs	
t <sub>CLK(MIN)L</sub>	Clock minimum low level time	(Figure 5)			1	μs	
t <sub>CLK(MIN)H</sub>	Clock minimum high level time	(Figure 5)			1	μs	
f <sub>CLK</sub>	Clock frequency				50	kHz	
t <sub>S(MIN)</sub>	Minimum set-up time	(Figure 6)			1	μs	
t <sub>H(MIN)</sub>	Minimum hold time	(Figure 6)			1	μs	
t <sub>R(MIN)</sub>	Minimum reset time	(Figure 6)			1	μs	
t <sub>RCLK(MIN)</sub>	Minimum reset to clock delay time	(Figure 6)			1	μs	

EN
Vth(ON)
Vth(OFF)

OUT

90%


D01IN1316


t<sub>D(OFF)EN</sub>


t<sub>D(ON)EN</sub>


t<sub>RISE</sub>

Figure 3. Switching characteristic definition









Electrical characteristics SPMD150STP

Figure 6. Minimum timing definition: logic inputs





Figure 7. Overcurrent detection timing definition



### 4 Function description and application information

SPMD150STP can be seen divided in several main blocks (see Figure 1):

- Power stage, to drive the motor windings
- Logic interface, to interface the external signals to the internal circuitry
- PWM current controller, to fix and control the current flowing in the motor phase windings
- Decay control block, to control the phase current decay mode
- Phase sequence generator, to generate the motor phases driving sequence
- Protection block, performing over current protectionand thermal shut-down to protect the power bridges

### 4.1 Power stage

STMD150STP integrates two independent MOSFET full bridges, with intrinsic fast freewheeling diodes. Switching patterns are generated by the phase sequence generator and by the PWM current controller.

The power MOSFET cross conduction in one bridge leg, is avoided introducing a dead time ( $tDT = 1 \mu s$  typical), between FETs switch off and the switch on.

VS (pin19) and GND2 (pin14) must be connected to the supply voltage, which can range from 10 V to 42 V.

## 4.2 Logic interface

Logic interface connects the external logic signal to the proper internal blocks.

RESET (pin3), CLOCK (pin4), CW/ $\overline{\text{CCW}}$  (pin5), CONTROL (pin9) and HALF/ $\overline{\text{FULL}}$  (pin10) have a 10k $\Omega$  pull-up resistor to VSS (pin1), in order to prevent floating pins;

VSS can be connected to 3.3 V or 5 V, allowing the interface with the most popular microcontroller. The internal structure is shown in *Figure 8*.

EN (pin8) has identical input structure, with the exception that the MOSFET drain of the over-current and thermal protection is also connected to this pin (see *Figure 9*).

Due to this connection some care needs to be taken in driving this pin.

Inside the module a 100 k $\Omega$  resistor and a 100 nF capacitor is provided, an open collector driving is therefore the suggested solution.





Figure 8. Logic inputs internal structure

Figure 9. EN pin open collector driving



#### 4.3 **PWM current controller**

The control block is composed by a constant Off-time PWM current controller for both two bridges. The current control circuit senses the bridge current, by sensing the voltage drop across a sense resistor connected between the source of the two lower power MOSFETs and ground. As the current in the motor buildup, the voltage across the sense resistor increases proportionally. When the voltage on the sense resistor becomes greater than the voltage at the reference inputs VREFA (pin6) or VREFB (pin11), the sense comparator triggers a mono-stable circuit, switching the bridge off.

The bridge MOSFETs remain off for the time set by pin RCA (pin7) or RCB (pin12);


during this Off-time (see Figure 11, toff versus Roff and Coff), the motor phase current recirculates as defined by the selected decay mode, described in the next section. When the mono-stable circuit times out, the bridge will turn on again. Since the internal dead time t<sub>DT</sub>, used to prevent cross conduction in the bridge, delays the turn on of the power MOSFETs, the effective Off-time is the sum of the mono-stable time plus the t<sub>DT</sub> (1µs). To set the toff relative to Bridge A, it is necessary to connect a proper resistor Ra and/or a proper capacitor Ca in parallel between pin RCA and GND1, see Figure 10 and Figure 11; To set the toff relative to Bridge B, it is necessary to connect a proper resistor Rb and/or a proper capacitor Cb in parallel between pin RCB and GND1, see Figure 10 and Figure 11; A 56 k $\Omega$  resistor and a 470 pF capacitor are already present between pin RCA/B and GND1 inside the

12/23 Doc ID 17160 Rev 1




module, fixing a typical 16 µs off time for both bridges. The toff value can be modified adding a capacitor to GND1, increasing the off time, or adding a resistor to GND1 decreasing the Off-time.

Figure 10. toff setting circuit



Roff = Ra //  $56k\Omega$  [k $\Omega$ ], Coff = Ca + 470pF [pF]

Figure 11. toff versus Roff and Coff



To set the maximum motor phase current it is necessary to give the proper reference voltage at input VREFA (pin6) and VREFB (pin11).

The relationship between the voltage at VREFx  $\,$  pin and the phase current  $I_{OUTx}$  is the following:

 $I_{OUTx} = VREFx / 0.192 [A]$ 

An internal 100  $k\Omega$  resistor and a 470 pF capacitor are connected in parallel between VREFx and GND1 (see Figure 12).





Figure 12. VREFA and VREFB internal connection

The voltage at VREFA and VREFB can be supplied in two way:

• Using an external source (see *Figure 13*), driving VREFA and VREFB pins together or separately as in the micro-stepping mode (i.e. a micro-controller fixes a variable voltage to get variable current in the stepper motor phases).

Figure 13. VREFx from an external source



- Using the module reference voltage source, REF (pin2) (see *Figure 14*), which supplies 1.225 V. The REF pin has a 10 k $\Omega$  resistor in series, take that in account during design.
- In this case a proper resistor Rx must be connected between REF and GND1, VREFA and VREFB will be connected together to REF pin (see *Figure 14*).

Use following equation to calculate Rx:

$$Rx = (500 \text{ x } I_{OUTx}) / [319 - (60 \text{ x } I_{OUTx})] \text{ } [k\Omega]$$
 where  $I_{OUTx} = [A]$ 




Figure 14. VREFx from internal source

### 4.4 Decay modes

The CONTROL input is used to select the behavior of the bridge during the off time. When the CONTROL pin is low, the fast decay mode is selected and both transistors in the bridge are switched off during the off time.

When the CONTROL pin is high, the slow decay mode is selected and only the low side transistor of the bridge is switched off during the off time.

Figure 15 shows the operation of the bridge in the fast decay mode. At the start of the off time, both of the power MOSFETs are switched off and the current recirculates through the two opposite free wheeling diodes. The current decays with a high di/dt, since the voltage across the coil is essentially the power supply voltage. After the dead time, the lower power MOSFET in parallel with the conducting diode is turned on in synchronous rectification mode. In applications where the motor current is low it is possible that the current can decay completely to zero during the off time. At this point if both of the power MOS were operating in the synchronous rectification mode it would then be possible for the current to build in the opposite direction. To prevent this only the lower power MOS is operated in synchronous rectification mode. This operation is called quasi-synchronous rectification mode. When the mono-stable circuit times out, the power FETs are turned on again after some delay set by the dead time to prevent cross conduction.

B) 1μs DEAD TIME D) 1μs SLOW DECAY A) ON TIME C) QUASI-SYNCHRONOUS D01IN1335

Figure 15. Fast decay mode output stage configurations

Figure 16 shows the operation of the bridge in the slow decay mode. At the start of the Offtime, the lower power FET is switched off and the current recirculates around the upper half of the bridge. Since the voltage across the coil is low, the current decays slowly. After the dead time the upper power FET is operated in the synchronous rectification mode. When the mono-stable circuit times out, the lower power FET is turned on again after some delay set by the dead time to prevent cross conduction.

C) SYNCHRONOUS A) ON TIME B) 1μs DEAD TIME D) 1μs DEAD TIME RECTIFICATION D01IN1336

Figure 16. Slow decay mode output stage configurations

#### 4.5 Stepping sequence generation


The phase sequence generator is a state machine that provides the phase and the enable inputs for the two bridges to drive a stepper motor in either full step or half step. Two full step modes are possible, the normal drive mode where both phases are energized each step and the wave drive mode where only one phase is energized at a time. The drive mode is selected by the HALF/FULL input and the current state of the sequence generator as described below. A rising edge of the CLOCK input advances the state machine to the next state. The direction of rotation is set by the CW/CCW input. The RESET input resets the state machine to Home State.

#### 4.5.1 Half step mode

A logic level high on the HALF/FULL input selects half step mode. Figure 17 shows the motor current waveforms and the state diagram for the phase sequencer generator. At startup or after a RESET the phase sequencer is at state 1, home state. After each clock pulse the state changes following the sequence 1,2,3,4,5,6,7,8,... if CW/ CCW is high (Clockwise movement) or 1,8,7,6,5,4,3,2,... if CW/CCW is low (Counterclockwise movement).

16/23 Doc ID 17160 Rev 1

Figure 17. Half step mode



### 4.5.2 Normal drive mode (full-step two-phase-on)

A Low level on the HALF/FULL input selects the full step mode.


If the low level is applied when the state ma1chine is at an ODD numbered state, the normal drive mode is selected.

*Figure 18* shows the motor current waveform state diagram for the state machine of the phase sequencer generator.

The normal drive mode can be selected easily, by holding the HALF/FULL input low and applying a RESET. AT start -up or after a RESET the state machine is in state1.

After the HALF/FULL input is kept low, state changes following the sequence 1,3,5,7,... if CW/CCW is high (Clockwise movement) or 1,7,5,3,... if CW/CCW is low (Counterclockwise movement).

Figure 18. Normal drive mode



### 4.5.3 Wave drive mode (full-step one-phase-on)

A low level on the pin HALF/FULL input selects the full step mode.

If the low level is applied when the state machine is at an EVEN numbered state, the wave drive mode is selected.

*Figure 19* shows the motor current waveform and the state diagram for the state machine of the phase sequence generator.

To enter the wave drive mode the state machine must be in an EVEN numbered state.

An example of selecting the wave drive mode is the following:

to apply a RESET first;

keeping the HALF/FULL input high, to apply one pulse to the CLOCK input;


then, to apply the logic level Low to the HALF/FULL input.

This sequence first forces the state machine to sate 1.

The clock pulse, with the HALF/FULL input high, advances the state machine from state 1 to either state 2 or 8 depending on the CW/CCW input.

Starting from this point, keeping the HALF/FULL input low, the state machine will advance following the sequence 2,4,6,8,... if CW/CCW is high (Clockwise movement) or 8,6,4,2,... if CW/CCW is low (Counterclockwise movement).

Figure 19. Wave drive mode



### 4.5.4 Microstepping

STMD150STP has two separate control current loop, with the possibility to set the current level in an independent way (by means VREFA and VREFB); this feature make possible the actuation of the micro-stepping mode.

Micro-stepping mode is a full step mode performed with a not fixed current in the motor phases, but with a current varying in a sinusoidal mode;

that means the current flowing in the motor is not a square wave, but a sinusoidal wave.

Main commands remain the same, but during the period of each clock step, VREFA and VREFB are incremented or decremented through a defined number of level, this number gives the name to the micro-stepping granularity;

as example, a 64 micro-step per step means that, for each "standard" step there are 64 step values on VREFA/B (from zero to VREFA/B max and from VREFB/A max to zero, see Figure 20)

18/23 Doc ID 17160 Rev 1




Figure 20. Microstepping

## 4.6 Non-dissipative overcurrent protection

The SPMD150STP integrates an overcurrent protection circuit.

This circuit provides protection against a short circuit to ground or between two phases of the bridge.

To implement the over current detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high side power MOSFET.

Since this current is a small fraction of the output current, there is very little additional power dissipation.

This current is compared with an internal reference, when the output current reaches the detection threshold (typically 5.6A) the OCP comparator signals a fault condition.

If a fault condition is detected, the EN pin is pulled below the turn off threshold (1.3V typical) by an internal open drain MOSFET with a pull down capability of 4mA.

An internal 100 k $\Omega$  resistor plus a 100 nF capacitor connected to the EN pin, seta 400  $\mu$ s off time, before recovering normal operation (see *Figure 9* and *Figure 21*).




Figure 21. Overcurrent protection waveforms

## 4.7 Thermal characteristics

The case-to-ambient thermal resistance is 8 °C/W. This produces a 40 °C temperature increase of the module surface for 5 W of internal dissipation.

According to ambient temperature and/or to maximum case operating temperature (85 °C), an additional heat sink or forced ventilation may be required.


## 4.8 Case grounding

The module case is internally connected to GND1 (pin13) and GND2 (pin14). To obtain additional effective EMI shield, the PCB area below the module can be used as an effective sixth side shield.

# 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

Figure 22. Package dimensions



Revision history SPMD150STP

# 6 Revision history

Table 5. Document revision history

Date	Revision	Changes
22-Feb-2010	1	First release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: SPMD150STP