



# STD60N3LH5

## N-channel 30 V, 0.0072 Ω typ., 48 A STripFET<sup>™</sup> V Power MOSFET in a DPAK package



### Figure 1. Internal schematic diagram



### Datasheet - not recommended for new design

### **Features**

Order code	V <sub>DS @ Tjmax</sub>	R <sub>DS(on)</sub> max	Ι <sub>D</sub>
STD60N3LH5	35 V	0.008 Ω	48 A

- R<sub>DS(on)</sub> \* Q<sub>g</sub> industry benchmark
- Extremely low on-resistance R<sub>DS(on)</sub>
- Very low switching gate charge
- High avalanche ruggedness
- Low gate drive power losses

### **Applications**

• Switching applications

## Description

This device is an N-channel Power MOSFET developed using STMicroelectronics' STripFET<sup>™</sup>V technology. The device has been optimized to achieve very low on-state resistance, contributing to a FOM that is among the best in its class.

### Table 1. Device summary

Order code	Marking	Packages	Packaging
STD60N3LH5	60N3LH5	DPAK	Tape and reel

August 2013

DocID14079 Rev 5

This is information on a product in full production. This is information on a product still in production but not recommended for new designs.

# Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package mechanical data 10
5	Revision history14



1 Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	30	V
V <sub>DS</sub>	Drain-source voltage @ T <sub>jmax</sub>	35	V
V <sub>GS</sub>	Gate-source voltage	± 20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	48	A
Ι <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	42.8	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	192	A
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \text{ °C}$	60	W
	Derating factor	0.4	W/°C
E <sub>AS</sub> <sup>(3)</sup>	Single pulse avalanche energy	160	mJ
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 175	°C

1. Limited by wire bonding.

2. Pulse width limited by safe operating area.

3. Starting  $T_j$  = 25 °C,  $I_D$  = 24 A,  $V_{DD}$  = 12 V.

Table 3.	Thermal	resistance
----------	---------	------------

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max.	2.5	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max.	50	°C/W

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2oz Cu



# 2 Electrical characteristics

(T <sub>CASE</sub> = 25 °C unless otherwise species	fied)
---	-------

Table 4. Static							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown Voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0$	30			V	
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 30 V V <sub>DS</sub> = 30 V, T <sub>C</sub> = 125 °C			1 10	μΑ μΑ	
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1	1.8	3	V	
Rea( )	Static drain-source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 24 A		0.0072	0.008	Ω	
R <sub>DS(on)</sub>	on-resistance	$V_{GS}$ = 5 V, I <sub>D</sub> = 24 A		0.0088	0.011	Ω	

Table 4. Static

### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1350	1620	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> =25 V, f=1 MHz,	-	265	318	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> =0	-	32	38	pF
Qg	Total gate charge	V <sub>DD</sub> =15 V, I <sub>D</sub> = 48 A	-	8.8	12.3	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =5 V	-	4.7	6.6	nC
Q <sub>gd</sub>	Gate-drain charge	(Figure 14)	-	2.2	3.1	nC
Q <sub>gs1</sub>	Pre V <sub>th</sub> gate-to-source charge	$V_{DD}=15 \text{ V}, \text{ I}_{D}=48 \text{ A}$	-	2.2	3.1	nC
Q <sub>gs2</sub>	Post V <sub>th</sub> gate-to-source charge	V <sub>GS</sub> =5 V (Figure 19)	-	2.5	3.5	nC
R <sub>G</sub>	Gate input resistance	f = 1  MHz, gate DC Bias = 0, test signal level = 20 mV, $I_D = 0$	-	1.1	1.3	Ω



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ =10 V, $I_D$ = 24 A, R <sub>G</sub> =4.7 $\Omega$ , $V_{GS}$ = 10 V ( <i>Figure 13 and</i>	-	6	-	ns			
t <sub>r</sub>	Rise time		-	33	-	ns			
t <sub>d(off)</sub>	Turn-off delay time		-	19	-	ns			
t <sub>f</sub>	Fall time	Figure 18)	-	4.2	-	ns			

Table 6. Switching on/off (resistive load)


Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		48	Α
I <sub>SDM</sub>	Source-drain current (pulsed) <sup>(1)</sup>		-		192	А
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =24 A, V <sub>GS</sub> =0	-		1.1	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> =48 A,	-	25		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt =100 A/µs,	-	18.5		nC
I <sub>RRM</sub>	Reverse recovery current	V <sub>DD</sub> =20 V, <i>(Figure 15)</i>	-	1.5		А

1. Pulsed: pulse duration =  $300\mu s$ , duty cycle 1.5%



#### **Electrical characteristics (curves)** 2.1



### Figure 4. Output characteristics





Figure 6. Normalized V<sub>(BR)DSS</sub> vs temperature





10<sup>-2</sup>

Figure 3. Thermal impedance

0.05 0.02

0.01

SINGLE PULSE

10<sup>-3</sup>

 $Z_{th} = k R_{thJ-c}$ 

10<sup>-1</sup> tp (s)

 $\delta = t_{\rm p}/\tau$ 

к

10


10<sup>-2</sup> 10<sup>-5</sup>

10<sup>-4</sup>

 $\delta = 0.5$ 

0.2

0.








Figure 8. Gate charge vs gate-source voltage




Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics




Figure 9. Capacitance variations





Figure 11. Normalized on-resistance vs temperature





## 3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive waveform

VD

IDM

lр

V(BR)DSS





Figure 14. Gate charge test circuit









Figure 18. Switching time waveform


Vdd

AM01472v1



Vdd







# 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



Dim	mm			
Dim. —	Min.	Тур.	Max.	
А	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
с	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1		5.10		
E	6.40		6.60	
E1		4.70		
е		2.28		
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
(L1)		2.80		
L2		0.80		
L4	0.60		1.00	
R		0.20		
V2	0°		8°	

Table 8. DPAK (TO-252) type A mechanical data






DocID14079 Rev 5




Dim	mm			
Dim. —	Min.	Тур.	Max.	
А	2.18		2.39	
A2			0.13	
b	0.65		0.884	
b4	4.95		5.46	
с	0.46		0.61	
c2	0.46		0.60	
D	5.97		6.22	
D1	5.21			
E	6.35		6.73	
E1	4.32			
е		2.286		
e1		4.572		
Н	9.94		10.34	
L	1.50		1.78	
L1		2.74		
L2	0.89		1.27	
L4			1.02	

Table 9. DPAK (TO-252) type E mechanical data









a. All dimensions are in millimeters



# 5 Packaging mechanical data

	Таре			Reel		
Dim	m	m	Dim	mm		
Dim. –	Min.	Max.	— Dim	Min.	Max.	
A0	6.8	7	А		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

### Table 10. DPAK (TO-252) tape and reel mechanical data








Figure 23. Tape for DPAK (TO-252)







# 6 Revision history

Date Revision Changes			
Date	Revision	Changes	
19-Oct-2007	1	First release	
23-Sep-2008	2	V <sub>GS</sub> value has been changed on <i>Table 2</i> and <i>Table 5</i>	
20-Apr-2009	3	<ul> <li>Inserted typical maximum value in V<sub>GS(th)</sub> parameter</li> <li><i>Figure 5: Transfer characteristics</i> has been updated</li> <li>Added device in TO-220</li> </ul>	
05-Apr-2011	4	<ul> <li>Added device in Short IPAK</li> <li>Added max values in <i>Table 5: Dynamic</i></li> <li>V<sub>GS</sub> value has been changed in <i>Table 2</i> and <i>Table 4</i></li> </ul>	
09-Aug-2013	5	The part numbers STP60N3LH5, STU60N3LH5 and STU60N3LH5 have been moved to a separate datasheet	

### Table 11. Document revision history

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID14079 Rev 5

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD60N3LH5 STP60N3LH5