STL7N80K5



N-channel 800 V, 0.95 Ω typ., 3.6 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STL7N80K5	800 V	1.2 Ω	3.6 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL7N80K5	7N80K5	PowerFLAT™ 5x6 VHV	Tape and reel

Contents STL7N80K5

Contents

1	Electric	al ratings	3
2		al characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	PowerFLAT™ 5x6 VHV package information	11
	4.2	PowerFLAT™ 5x6 packing information	14
5	Revisio	n history	16

STL7N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit		
Vgs	Gate-source voltage	±30	V		
I _D	Drain current (continuous) at T _C = 25 °C	3.6	Α		
ID	Drain current (continuous) at T _C = 100 °C	2.3	Α		
I _{DM} ⁽¹⁾	Drain current (pulsed)	14	Α		
P _{TOT}	Total dissipation at T _C = 25 °C	42	W		
dv/dt (2)	Peak diode recovery voltage slope	4.5	\//n =		
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns		
Tj	Operating junction temperature range	55 to 150	°C		
T _{stg}	Storage temperature range	- 55 to 150			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb	59	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2	А
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	88	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \le 3.6 \text{ A, di/dt} \le 100 \text{ A/}\mu\text{s, } V_{DS(peak)} \le V_{(BR)DSS}$

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STL7N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	800			٧
	7	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C} \text{ (1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 3 A		0.95	1.2	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	360	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	30	-	pF
Crss	Reverse transfer capacitance	V00 = V	-	1	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	1	47	1	pf
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	VDS = 0 t0 040 V, VGS = 0 V	-	20	1	pf
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	6	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 6 A	-	13.4	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	3.7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	7.5	-	nC

Notes

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Co_(tr) is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.

 $^{^{(2)}}$ Co_(er) is a constant capacitance value that gives the same stored energy as Coss while VDs is rising from 0 to 80% VDss.

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 3 A, R_{G} = 4.7 Ω	ı	11.3	1	ns
tr	Rise time	V _{GS} = 10 V	ı	8.3	1	ns
t _{d(off)}	Turn-off delay time	(see Figure 15: "Test circuit for resistive load switching times"	-	23.7	-	ns
t _f	Fall time	and Figure 20: "Switching time waveform")	-	20.2	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		3.6	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		14	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs,	-	315		ns
Qrr	Reverrse recovery charge	V _{DD} = 60 V (see <i>Figure 17: "Test circuit for</i>	-	2.8		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	17.5		А
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/µs,	-	480		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 17: "Test circuit for	-	3.8		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	16		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ±1 mA, I _D = 0 A	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)














Figure 9: Output capacitance stored energy

AM17889v1

6

4

2

0

0


200


400


600


800 VDs(V)

Figure 10: Normalized gate threshold voltage vs temperature AM15537v1 Vgs(th(norm) ID=100 μA 1.1 0.9 8.0 0.7 0.6 -50 0 50 100 TJ(°C)









STL7N80K5 Test circuits

3 Test circuits





Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


2200 P 47 kΩ OV_G

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL7N80K5 Package information

4.1 PowerFLAT™ 5x6 VHV package information

Figure 21: PowerFLAT™ 5x6 VHV package outline




Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
Е	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27	_		
L	0.50	0.55	0.60		
K	2.60	2.70	2.80		




Figure 22: PowerFLAT™ 5x6 VHV recommended footprint (dimensions are in mm)

8368144_REV_3_footprint

Package information STL7N80K5

4.2 PowerFLAT™ 5x6 packing information

Figure 23: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 24: PowerFLAT™ 5x6 package orientation in carrier tape



Revision history STL7N80K5

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
19-Nov-2013	1	First release.
07-Jul-2017	2	Modified Table 9: "Gate-source Zener diode" Modified Figure 3: "Thermal impedance". Updated Section 4: "Package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL7N80K5