STL7LN80K5



N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	
STL7LN80K5	800 V	1.15 Ω	5 A	

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL7LN80K5	7LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

Contents STL7LN80K5

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15

STL7LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _G s	Gate-source voltage	± 30	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	5	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	3.4	Α	
I _D ⁽²⁾	Drain current (pulsed)	20	Α	
P _{TOT}	Total dissipation at T _C = 25 °C	42	W	
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//n a	
dv/dt (4)	MOSFET dv/dt ruggedness 50		V/ns	
T _{stg}	Storage temperature range		°C	
TJ	T _J Operating junction temperature range			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes:

Table 4: Avalanche characteristics

Symbo	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	1.5	А
Eas	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	200	mJ

 $^{^{(1)}}$ Limited by maximum junction temperature.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(3)}}I_{SD} \leq 5$ A, di/dt 100 A/µs; VDs peak < V(BR)DSS,VDD= 640 V.

 $^{^{(4)}}V_{DS} \le 640 \text{ V}.$

⁽¹⁾When mounted on 1inch² FR-4 board, 2 oz Cu.

Electrical characteristics STL7LN80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 2.5 A		0.95	1.15	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	270	1	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	22	ı	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.5	-	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related		-	17	-	nC
C _{o(tr)} (2)	Equivalent capacitance time related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	48	-	nC
R _G	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	7.5	-	Ω
Qg	Total gate charge	V _{DD} = 640 V, I _D = 5 A, V _{GS} = 0 to 10 V (see <i>Figure 15: "Test circuit for gate charge behavior"</i>)	-	12	•	nC
Qgs	Gate-source charge		-	2.6	-	nC
Q_{gd}	Gate-drain charge		-	8.6	-	nC

Notes:

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Time related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 2.5 A	ı	9.3	•	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for resistive load switching times"	ı	6.7	ı	ns
t _{d(off)}	Turn-off-delay time		ı	23.6	ı	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	17.4	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		5	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		20	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 5 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}$, di/dt = 100 A/ μ s, $V_{DD} = 60 \text{ V}$ (see Figure 16: "Test circuit for	-	276		ns
Qrr	Reverse recovery charge		-	2.13		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	15.4		Α
t _{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	402		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	2.79		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	13.9		Α

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30		-	V	


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


⁽¹⁾Pulse width is limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)














STL7LN80K5 Electrical characteristics

Figure 8: Capacitance variations C (pF) GIPG151220151126CVR 10³ C_{ISS} 10² Coss 10¹ f = 1 MHz C_{RSS} 10⁰ 10⁻¹ $\vec{V}_{DS}(V)$ 10⁰ 10 10² 10







Test circuits STL7LN80K5

3 Test circuits


Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ

Vos 16 CONST 100 nF 1 kΩ

AM01466y1







STL7LN80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 VHV package information

Figure 20: PowerFLAT™ 5x6 VHV package outline





Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
А	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
Е	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27			
L	0.50	0.55	0.60		
K	2.60	2.70	2.80		





STL7LN80K5 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25.

STL7LN80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
07-Jan-2016	1	First release.
26-Jan-2016	2	Modified: <i>Table 2: "Absolute maximum ratings"</i> Minor text changes
24-Apr-2017	3	Updated silhouette on cover page. Updated Section 4.1: "PowerFLAT™ 5x6 VHV package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL7LN80K5