

### STL76DN4LF7AG

# Automotive-grade dual N-channel 40 V, 5 mΩ typ., 40 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 DI

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	
STL76DN4LF7AG	40 V	6 mΩ	40 A	



- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

### **Applications**

• Switching applications

### **Description**

This dual N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

		<u> </u>	
Order code	Marking	Package	Packing
STL76DN4LF7AG	76DN4LF7	PowerFLAT <sup>™</sup> 5x6 double island	Tape and reel

July 2017 DocID029186 Rev 5 1/16

Contents STL76DN4LF7AG

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT 5x6 double island WF type C package information	า 10
	4.2	Packing information	13
5	Revisio	n history	15

STL76DN4LF7AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
V <sub>GS</sub>	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	40	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 100 °C	40	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed) 160		Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C	71	W
Tj	Operating junction temperature range		°C
T <sub>stg</sub>	Storage temperature range	ge temperature range -55 to 175	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	2.1	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	32	°C/W

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Drain current is limited by package, the current capability of the silicon is 79 A at 25 °C and 56 A at 100 °C.

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	40			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 40 V			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1.5		2.5	V
D	Static drain-source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		5	6	mΩ
R <sub>DS(on)</sub>	on-resistance	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A		7	12	11177

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	956	1	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	241	ı	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V		28	ı	ρ.
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, I_D = 20 \text{ A},$	-	17	ı	
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see <i>Figure 14</i> :	-	3.2	ı	nC
$Q_{gd}$	Gate-drain charge	"Test circuit for gate charge behavior")	-	4.3	-	

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 32 \text{ V}, I_D = 10 \text{ A},$	ı	9	ı	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see		4.3	-	
t <sub>d(off)</sub>	Turn-off delay time	Figure 13: "Test circuit for resistive load switching times"	ı	39	1	ns
t <sub>f</sub>	Fall time	and Figure 18: "Switching time waveform")	-	10	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		ı		40	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		160	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	I <sub>SD</sub> = 40 A, V <sub>GS</sub> = 0 V	-		1.3	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/μs,	ı	27		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 32 V (see Figure 15: "Test circuit for inductive load	-	19.5		nC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	1.4		Α


#### Notes:


 $<sup>^{(1)}\</sup>mbox{D}\mbox{rain current}$  is limited by package, the current capability of the silicon is 79 A at 25 °C.


 $<sup>\</sup>ensuremath{^{(2)}}\mbox{Pulse}$  width limited by safe operating area .


 $<sup>^{(3)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5%.

### 2.1 Electrical characteristics (curves)












Figure 8: Capacitance variations

C GIPG170620161244CVR

103

C CISS

C COSS

1002

F = 1 MHz

C CRSS

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010

1010


1010


1010


1010

1010

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG170620161302VTH 1.2  $I_D = 250 \, \mu A$ 1.0 0.8 0.6 0.4 0.2 -25 25 125 175 T<sub>i</sub> (°C) 75







Test circuits STL76DN4LF7AG

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD


15 VGD


16 CONST 100 Ω D.U.T.


17 VGD

18 V

Figure 15: Test circuit for inductive load switching and diode recovery times







### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

#### PowerFLAT 5x6 double island WF type C package 4.1 information

Figure 19: PowerFLAT™ 5x6 double island WF type C package outline




Table 8: PowerFLAT™ 5x6 double island WF type C mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
D7	1.68		1.98
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E8	0.55		0.75
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
K	1.05		1.35
θ	0°		12°

5,40 4,60 3,15 1,90 0,40 

Figure 20: PowerFLAT™ 5x6 double island recommended footprint (dimensions are in mm)

### 4.2 Packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

STL76DN4LF7AG Revision history

# 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
20-Apr-2016	1	First release.
23-Jun-2016	2	Modified: title, features and description in cover page.  Modified: Table 4: "On/Off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".  Added: Section 4.1: "Electrical characteristics (curves)".  Updated: Section 6.1: "PowerFLAT 5x6 double island WF type C package information".  Minor text changes
27-Jul-2016	3	Updated Table 4: "On/Off states".
16-Dec-2016	4	Updated Section 4: "Package information".  Minor text changes
27-Jul-2017	5	Updated title and features in cover page.  Document status updated from preliminary to production data.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL76DN4LF7AG