## STL70N4LLF5



## Automotive-grade N-channel 40 V, 6.1 m $\Omega$ typ., 18 A STripFET™ F5 Power MOSFET in a PowerFLAT™ 5x6 package

2

1

8 7 6 5

2 1

3 4

AM15540v2

Top View

PowerFLAT<sup>™</sup> 5x6

Figure 1: Internal schematic diagram

D(5, 6, 7, 8)

S(1, 2, 3)

Datasheet - production data

## **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ΙD
STL70N4LLF5	40 V	6.7 mΩ	18 A

- AEC-Q101 qualified
- Low on-resistance R<sub>DS(on)</sub>
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

### Applications

Switching applications

## Description

This N-channel Power MOSFET is developed using the STripFET™ F5 technology and has been optimized to achieve very low on-state resistance, contributing to a FoM that is among the best in its class.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STL70N4LLF5	70N4LLF5	PowerFLAT™ 5x6	Tape and reel

G(4) 0

DocID15229 Rev 9

www.st.com

This is information on a product in full production.

#### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.2	Electrical characteristics (curves)	6
3	Test cire	cuits	8
4	Package	e information	9
	4.1	PowerFLAT™ 5x6 single island WF type C package information .	. 10
	4.2	Packing information	.13
5	Revisio	n history	.15



## 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	40	V
V <sub>GS</sub>	Gate-source voltage	± 22	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at Tc = 25 °C	70	
ID <sup>(1)</sup>	Drain current (continuous) at Tc = 100 °C	44	
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	18	А
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	11.5	
IDM <sup>(1)(3)</sup>	Drain current (pulsed)	72	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_C = 25 \ ^{\circ}C$	72	W
Ртот <sup>(2)</sup>	Total dissipation at $T_{pcb} = 25 \text{ °C}$	4.8	vv
T <sub>stg</sub>	Storage temperature range	55 to 175	°C
TJ	Operation junction temperature range	-55 to 175	U

#### Notes:

 $^{(1)}\mbox{The}$  value is rated according to  $R_{\mbox{thj-c}}.$ 

 $^{(2)}\mbox{The}$  value is rated according to  $R_{\mbox{thj-pcb.}}$ 

 $^{\rm (3)}{\rm Pulse}$  width limited by safe operating area

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.08	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	C/W

#### Notes:

 $^{(1)}\!When$  mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

#### Table 4: Avalanche data

Symbol	Parameter		Unit
lav	Not-repetitive avalanche current (pulse width limited by T <sub>jmax.</sub> )	9	А
Eas	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AV}$ , $V_{DD} = 24$ V)	470	mJ



## 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D$ = 250 µA, $V_{GS}$ = 0 V	40			V
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 40 V			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V$ $V_{DS} = 40 V$ , $T_J = 125 °C$ <sup>(1)</sup>			10	μA
Igss	Gate-body leakage current	$V_{GS} = \pm 22 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D$ = 250 $\mu A$	1		2.5	V
Back	Static drain-source	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 9 \text{ A}$		6.1	6.7	
R <sub>DS(on)</sub>	on-resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 9 \text{ A}$		7.6	9.0	mΩ

#### Table 5: On/off-states

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test

	Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Ciss	Input capacitance		-	1570	-	pF	
Coss	Output capacitance	$V_{DS} = 25 V, f = 1 MHz,$	-	257	-	pF	
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$		32	-	рF	
Qg	Total gate charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 18 A,		12.9	-	nC	
Qgs	Gate-source charge	V <sub>GS</sub> = 4.5 V	-	3.9	-	nC	
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5.3	-	nC	
Rg	Gate input resistance	f = 1 MHz, gate DC bias = 0 V, test signal level = 20 mV, $I_D = 0 A$	-	1.5	-	Ω	

#### Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 9 A,	-	14	-	ns
tr	Rise time	$R_{\rm G} = 4.7 \ \Omega, \ V_{\rm GS} = 10 \ V$		42	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for	-	37	-	ns
tr	Fall time	resistive load switching times"	-	5.2	-	ns



#### **Electrical characteristics**


-							
	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		18	Α	
Isdm <sup>(1)</sup>	Source-drain current pulsed		-		72	А	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 18 A, V <sub>GS</sub> = 0 V			1.1	V	
trr	Reverse recovery time		-	27.2		ns	
Qrr	Reverse recovery charge	I <sub>SD</sub> = 18 A, di/dt = 100 A/µs, V <sub>DD</sub> = 25 V, T <sub>J</sub> = 150 °C	-	24.5		nC	
Irrm	Reverse recovery current	100 - 20 1, 13 - 100 0	-	1.8		А	


#### Notes:


 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%










DocID15229 Rev 9





#### STL70N4LLF5

57

#### **Electrical characteristics**










DocID15229 Rev 9

## 3 Test circuits







DocID15229 Rev 9



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



# 4.1 PowerFLAT<sup>™</sup> 5x6 single island WF type C package information




Figure 19: PowerFLAT™ 5x6 WF type C package outline




#### STL70N4LLF5


5			Package information
	Table 9: PowerFLAT™ 5x6	WF type C mechanical o	lata
Dim		mm	
Dim.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
К	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°



#### Package information


STL70N4LLF5





4.2 Packing information


Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





#### Package information

#### STL70N4LLF5





## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
01-Dec-2008	1	First release.
18-Jul-2011	2	Section 4: Package mechanical data has been modified: – Added Table 9: PowerFLAT™ 5x6 type S-C mechanical data – Added Figure 19: PowerFLAT™ 5x6 type S-C mechanical data – Added PowerFLAT™ 5x6 type C-B mechanical data – Added PowerFLAT™ 5x6 type C-B drawing Minor text changes.
21-Dec-2011	3	Section 4: Package mechanical data has been modified.
25-Jan-2013	4	<ul> <li>Table 1: Device summary has been updated.</li> <li>-Minor text changes.</li> <li>-Changed: <i>Figure 1</i></li> <li>-Added Section 5: Packaging mechanical data.</li> </ul>
12-Feb-2013	5	-Updated T <sub>J</sub> and T <sub>stg</sub> in Table 2: Absolute maximum ratings. – Updated Section 4: Package mechanical data and Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape.
24-May-2013	6	<ul> <li>Modified: title and Section 4: Package mechanical data</li> <li>Minor text changes.</li> </ul>
17-Dec-2014	7	<ul> <li>Modified: Figure 2 and 3</li> <li>Updated: Figure 13, 14, 15 and 16</li> <li>Updated: Section 4: Package mechanical data and Section 5: Packaging mechanical data</li> <li>Minor text changes.</li> </ul>
08-Apr-2016	8	<ul> <li>Updated Section 4: Package information and Section 4.1: Packing information</li> <li>-Minor text changes.</li> </ul>
22-Sep-2016	9	Updated V <sub>GS(th)</sub> in <i>Table 5: "On/off-states"</i> .



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL70N4LLF5