

Automotive-grade dual N-channel 30 V, 5.9 mΩ typ., 20 A STripFET™ H5 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	VDS	RDS(on) max.	ID	Ртот
STL66DN3LLH5	30 V	6.5 mΩ	20 A	4.7 W

- Designed for automotive applications and AEC-Q101 qualified
- Logic level V_{GS(th)}
- 175 °C maximum junction temperature
- Wettable flanks package

Applications

• Switching applications

Description

This device is a dual N-channel Power MOSFET developed using STMicroelectronics' STripFET™ H5 technology. The device has been optimized to achieve very low on-state resistance, contributing to a FoM that is among the best in its class.

Table 1: Device summary

Order code	Marking	Package	Packing
STL66DN3LLH5	66DN3LH5	PowerFLAT™ 5x6 double island	Tape and reel

DocID022353 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electrica	al ratings	3
2	Electrica	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test circ	cuits	8
4	Package	e information	9
	4.1	PowerFLAT™ 5x6 double island WF type C package information.	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	.14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
VDS	Drain-source voltage	30	V	
V _{GS}	Gate-source voltage	±22	V	
lp ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	78.5	٨	
ID()/	Drain current (continuous) at T _{case} = 100 °C	55.5	A	
lp ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	20	٨	
ID(=)	Drain current (continuous) at T _{pcb} = 100 °C	14.2	A	
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	80	А	
Ртот	Total dissipation at T _{case} = 25 °C	72	W	
Ртот ⁽¹⁾	Total dissipation at T _{pcb} = 25 °C	4.7	vv	
T _{stg}	Storage temperature	55 to 175	°C	
Tj	Operating junction temperature	-55 to 175		

Notes:

 $^{(1)}$ This value is rated according to $R_{thj\mbox{-}c}$

 $^{(2)}$ When mounted on a 1-inch² FR-4, 2 Oz copper board, t < 10 s.

 $^{\left(3\right) }$ Pulse width is limited by safe operating area.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case	2.08	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb 32		C/VV

Notes:

 $^{(1)}$ When mounted on a 1-inch² FR-4, 2 Oz copper board, t < 10 s.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
IAV	Avalanche current, not repetitive	18.5	А
E _{AS} ⁽¹⁾	Single pulse avalanche energy	270	mJ

Notes:

 $^{(1)}$ starting $T_j=25\ ^\circ C,\ I_D=38$ A, $V_{DD}=24$ V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 250 \ \mu A$	30			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 30 V$			1	
IDSS Zero gate current	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 30 V,$ $T_{C} = 125 \ ^{\circ}C$			100	μA
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±22 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1		3	V
D	Static drain-source on-	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		5.9	6.5	
R _{DS(on)}	resistance	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		7.1	7.9	mΩ

Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1500	-	
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		230	-	рF
C _{rss}	Reverse transfer capacitance			23	-	P
Qg	Total gate charge	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 19 \text{ A},$	-	12	-	
Qgs	Gate-source charge	"Test circuit for gate charge		5	-	nC
Q _{gd}	Gate-drain charge			4.4	-	

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 15 \text{ V}, I_D = 9.5 \text{ A}$	I	8.8	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	I	18	-	
t _{d(off)}	Turn-off delay time	resistive load switching		26	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	4	-	



Electrical characteristics


_	Table 8: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Isd	Source-drain current		-		20	А	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		80	А	
Vsd ⁽²⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 19 A$	-		1.1	V	
trr	Reverse recovery time	I _{SD} = 19 A, di/dt = 100 A/µs,	-	24		ns	
Qrr	Reverse recovery charge	$V_{DD} = 25 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see Figure 15: "Test circuit for	-	12		nC	
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	1.8		A	


Notes:


 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.














Electrical characteristics










57

3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 PowerFLAT[™] 5x6 double island WF type C package information




Figure 19: PowerFLAT™ 5x6 double island WF type C package outline



Package information

iformation Table 9: F	PowerFLAT™ 5x6 double	e island WF type C mech	STL66DN3LLH5 anical data
		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
D2	1.68		1.88
E	6.20	6.40	6.60
E2	3.50		3.70
E4	0.55		0.75
E5	0.08		0.28
E6	2.35		2.55
E7	0.40		0.60
е		1.27	
L	0.90		1.10
L1		0.275	
К	1.05		1.35

10/15 DocID022353 Rev 3



Package information




Figure 20: PowerFLAT[™] 5x6 double island recommended footprint (dimensions are in mm)



4.2 PowerFLAT[™] 5x6 WF packing information






Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Package information





Revision history 5

Table 10: Document revision history

Date	Revision	Changes
12-Oct-2011	1	First release.
14-Mar-2012	2	Document status changed from preliminary data to production data. Inserted Section 5: Packaging mechanical data. Minor text changes.
28-Aug-2015	3	Text and formatting changes throughout document Updated device marking information. Updated device package information.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL66DN3LLH5