


Automotive-grade N-channel 40 V, 0.9 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

 PowerFLAT™ 5x6

 Figure 1: Internal schematic diagram



Datasheet - production data

Features

Order code	VDS	R _{DS(on)} max	ID
STL285N4F7AG	40 V	1.1 mΩ	120 A

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL285N4F7AG	285N4F7	PowerFLAT™ 5x6	Tape and reel

DocID028752 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	PowerFLAT™ 5x6 WF type C package information	9
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	40	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	А
اD ⁽¹⁾	Drain current (continuous) at T _C = 100 °C		А
IDM ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	А
Ртот	Total dissipation at $T_c = 25 \text{ °C}$	188	W
IAV	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)		А
Eas	Single pulse avalanche energy (T _j = 25 °C, I_D = 24 A, V_{DD} = 25 V)	280	mJ
Tj	Operating junction temperature range	-55 to	℃
T _{stg}	Storage temperature range	175	

Notes:

 $^{(1)}\mbox{Drain current}$ is limited by package, the current capability of the silicon is 310 A at 25 °C.

⁽²⁾Pulse width limited by safe operating area

Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb max.	31.3	°C/W
Rthj-case	Thermal resistance junction-case max.	0.8	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.



2 Electrical characteristics

(Tc = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 250 μ A	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V V _{DS} = 40 V			1	μA
I _{GSS}	Gate-body leakage current	$V_{GS}=20~V,~V_{DS}=0~V$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 24 \text{ A}$		0.9	1.1	mΩ

Table 4: On /off states

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5600	-	pF
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	2400	-	pF
Crss	Reverse transfer capacitance			35	-	pF
Qg	Total gate charge	$V_{DD} = 20 V, I_D = 48 A,$	-	67	-	nC
Qgs	Gate-source charge	$V_{GS} = 10 V$	-	31	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	9	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 48 \text{ A},$	-	30	-	ns
tr	Rise time	R_G = 4.7 Ω , V_{GS} = 10 V	-	21	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	-	42	-	ns
t _f	Fall time	switching times" and Figure 18: "Switching time waveform")	-	13	-	ns


Electrical characteristics


	Table 7: Source-drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 48 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.2	V
trr	Reverse recovery time	I _D = 48 A, di/dt = 100 A/µs	-	68		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V	-	98		nC
Irrm	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	2.9		A


Notes:


 $^{(1)}\text{Pulsed:}$ pulse duration = 300 µs, duty cycle 1.5%
















Electrical characteristics










57

3 Test circuits









4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 PowerFLAT[™] 5x6 WF type C package information




Figure 19: PowerFLAT™ 5x6 WF type C package outline




Package mechanical data

STL285N4F7AG

nechanical data	hanical data STL285N4F7AG				
Та	able 8: PowerFLAT™ 5x6	3 WF type C mechanical	data		
Dim		mm			
Dim.	Min.	Тур.	Max.		
A	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
С	5.80	6.00	6.10		
D	5.00	5.20	5.40		
D2	4.15		4.45		
D3	4.05	4.20	4.35		
D4	4.80	5.00	5.10		
D5	0.25	0.40	0.55		
D6	0.15	0.30	0.45		
е		1.27			
E	6.20	6.40	6.60		
E2	3.50		3.70		
E3	2.35		2.55		
E4	0.40		0.60		
E5	0.08		0.28		
E6	0.20	0.325	0.45		
E7	0.85	1.00	1.15		
E9	4.00	4.20	4.40		
E10	3.55	3.70	3.85		
К	1.05		1.35		
L	0.90	1.00	1.10		
L1	0.175	0.275	0.375		
θ	0°		12°		

57

Package mechanical data



57


DocID028752 Rev 2

11/15


Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm) P2 2.0±0.05(l) Po 4.0±0.1(**II**) Do E1 1.75±0.1 Т Ø1.50 0.0 0.30±0.05 Y_ \oslash \oplus \bigcirc \bigcirc \oplus \oplus \bigcirc \bigcirc F(5.50±0.0.05)(III) D1 Ø1.50MIN W(12.00±0.1) Bo (5.35±0.05) R0.30 MAX Ao(6.70±0.1) Ko (1.20±0.1) P1(8.00±0.1) SECTION Y-Y (I) Measured from centreline of sprocket hole to centreline of pocket. (II) Cumulative tolerance of 10 sprocket Base and bulk quatity 3000 pcs holes is ± 0.20. (III) Measured from centreline of sprocket hole to centreline of pocket. 8234350<u>T</u>apeWF<u>r</u>ev_C

4.2 PowerFLAT[™] 5x6 packing information

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape









5 Revision history

Date	Revision	Changes
10-Dec-2015	1	First release.
09-Jun-2016	2	Modified: title Modified: <i>Table 4: "On /off states"</i> Updated: <i>Figure 7: "Static drain-source on-resistance"</i> Minor text changes

Table 9: Document revision history



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL285N4F7AG