



# STF9N80K5, STFI9N80K5

# N-channel 800 V, 0.73 Ω typ., 7 A MDmesh™ K5 Power MOSFETs in TO-220FP and I<sup>2</sup>PAKFP packages

Datasheet - production data



#### Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STF9N80K5	800 V	0.90 Ω	7 ^
STFI9N80K5	800 V	0.90 12	7 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STF9N80K5		TO-220FP	Tuba
STFI9N80K5	9N80K5	I²PAKFP(TO-281)	Tube

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
	4.2	I2PAKFP (TO-281) package information	13
5	Revisio	n history	15



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at $T_C = 25 \text{ °C}$	7	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	4.4	А
I <sub>D</sub> <sup>(2)</sup>	Drain current (pulsed)	28	А
P <sub>TOT</sub>	Total dissipation at $T_c = 25 \text{ °C}$	25	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T <sub>C</sub> =25 °C)	2500	V
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	
T <sub>stg</sub>	Storage temperature	- 55 to 150	ംറ
TJ	Operating junction temperature	- 55 10 150	C

#### Notes:

<sup>(1)</sup>Limited by maximum junction temperature.

 $^{\rm (2)}{\rm Pulse}$  width limited by safe operating area

 $^{(3)}I_{SD} \leq$  7 A, di/dt 100 A/µs; V\_Ds peak < V(\_BR)\_DSS, V\_DD= 640 V

 $^{(4)}V_{DS} \le 640 \text{ V}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	2.4	А
E <sub>AR</sub>	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	200	mJ



# 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	800			V
	$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \text{ °C}$			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 3.5 A		0.73	0.90	Ω

#### Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	340	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 100 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	37	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	163 - 0 1	-	0.65	-	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 640 V,	-	61	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	22	-	pF
R <sub>g</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}$ , $I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 7 \text{ A}$	-	12	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	3.8	-	nC
$Q_{gd}$	Gate-drain charge	See (Figure 16: "Test circuit for gate charge behavior")	-	6.7	-	nC

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $^{(2)}\mathsf{E}\mathsf{nergy}$  related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $\mathsf{V}_{DS}$  increases from 0 to 80%  $\mathsf{V}_{DSS}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> =3.5 A,	-	11	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ See (Figure 15: "Test circuit for resistive load switching times"		5.7	-	ns
t <sub>d(off)</sub>	Turn-off delay time			65.3	-	ns
t <sub>f</sub>	Fall time	and Figure 20: "Switching time waveform")	-	13.6	-	ns

**Table 7: Switching times** 



#### STF9N80K5, STFI9N80K5

#### Electrical characteristics

•	Table 8: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I <sub>SD</sub>	Source-drain current		-		7	А		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		28	А		
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V		
Trr	Reverse recovery time	$I_{SD} = 7 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	292		ns		
Qrr	Reverrse recovery charge	V <sub>DD</sub> = 60 V See <i>Figure 17: "Test circuit</i>	-	2.66		μC		
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times"	-	18.2		А		
T <sub>rr</sub>	Reverse recovery time	$I_{SD} = 7 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	477		ns		
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 ^{\circ}\text{C}$ See Figure 17: "Test circuit	-	3.91		μC		
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times"	-	16.4		A		

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area


 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


#### Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA, $I_{D}$ = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.














#### STF9N80K5, STFI9N80K5

#### **Electrical characteristics**











### **Electrical characteristics**


### STF9N80K5, STFI9N80K5






### 3 Test circuits










### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



57

## 4.1 TO-220FP package information




#### Package information

STF9N80K5, STFI9N80K5

Table 10: TO-220FP package mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
А	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	1.15		1.70			
F2	1.15		1.70			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2		16				
L3	28.6		30.6			
L4	9.8		10.6			
L5	2.9		3.6			
L6	15.9		16.4			
L7	9		9.3			
Dia	3		3.2			



## 4.2 I<sup>2</sup>PAKFP (TO-281) package information



57

#### Package information

formation		STF	9N80K5, STFI9N80K5	
Table 11: I <sup>2</sup> PAKFP (TO-281) mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
А	4.40		4.60	
В	2.50		2.70	
D	2.50		2.75	
D1	0.65		0.85	
E	0.45		0.70	
F	0.75		1.00	
F1			1.20	
G	4.95		5.20	
Н	10.00		10.40	
L1	21.00		23.00	
L2	13.20		14.10	
L3	10.55		10.85	
L4	2.70		3.20	
L5	0.85		1.25	
L6	7.50	7.60	7.70	



# 5 Revision history

Date	Revision	Changes
06-Oct-2015	1	First release.
11-Nov-2015	2	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode". Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STF9N80K5