STD3LN80K5



N-channel 800 V, 2.75 Ω typ., 2 A MDmesh™ K5 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V DS RDS(on) max		ΙD
STD3LN80K5	800 V	3.25 Ω	2 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STD3LN80K5	3LN80K5	DPAK	Tape and reel

Contents STD3LN80K5

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK package information	9
	4.2	DPAK packing information	12
5	Revisio	n history	14

STD3LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vgs	Gate-source voltage	± 30	V	
I _D	Drain current (continuous) at T _C = 25 °C	2	Α	
I _D	Drain current (continuous) at T _C = 100 °C	1.25	Α	
I _D ⁽¹⁾	Drain current (pulsed)	8		
P _{TOT}	Total dissipation at T _C = 25 °C	45 V		
dv/dt (2)	Peak diode recovery voltage slope	4.5		
dv/dt (3)	MOSFET dv/dt ruggedness	50 V/r		
T _{stg}	Storage temperature range	FF to 150		
Tj	Operating junction temperature range	- 55 to 150 °C		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.78	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	0.7	Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$; $V_{DD} = 50 \text{ V}$)	155	mJ

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 2$ A, di/dt \leq 100 A/ μ s; V_{DSpeak} < V_{(BR)DSS}, V_{DD} = 640 V

 $^{^{(3)}}V_{DS} \le 640 \text{ V}.$

⁽¹⁾When mounted on 1inch² FR-4 board, 2 oz Cu.

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	800			V
	Zero gate voltage	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	drain current	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	V _{GS} = ± 20 V, V _{GS} = 0 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 1 A		2.75	3.25	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	.,	ı	102	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	11	1	pF
Crss	Reverse transfer capacitance	VG5 - 0 V	ı	0.1	ı	pF
Cotr ⁽¹⁾	Equivalent capacitance time related	V 0 to 640 V V 0 V	1	20	ı	pF
Coer ⁽²⁾	Equivalent capacitance energy related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	1	7	ı	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	ı	12	ı	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 2 \text{ A},$	ı	2.63	ı	nC
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	ı	0.91	ı	nC
Q_{gd}	Gate-drain charge	behavior")	1	1.53	ı	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}\}text{Time}$ related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 1 \text{ A}, R_G = 4.7 \Omega,$	ı	6.2	1	ns
tr	Rise time	V _{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching	ı	7	ı	ns
t _{d(off)}	Turn-off delay time	times" and Figure 19: "Switching	-	30	-	ns
tf	Fall time	time waveform")	-	26	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		8	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2 A, V _{GS} = 0 V	ı		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/µs,	1	210		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	0.8		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	7.6		Α
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/µs,	-	345		ns
Qrr	Reverse recovery charge	V_{DD} = 60 V, T_j = 150 °C, (see Figure 16: "Test circuit for	-	1.2		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	7.2		Α

Notes:

Table 9: Gate-source Zener diode

Symb	l Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)G}	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





⁽¹⁾Pulse width limited by safe operating area.


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)









STD3LN80K5 Electrical characteristics







Figure 9: Source-drain diode forward characteristics V_{SD} GADG240620161227SDF (V) $T_{j} = -50 \, ^{\circ}C$ 0.9 $T_{j} = 150 \, ^{\circ}C$ 0.5

Figure 10: Normalized gate threshold voltage vs temperature $V_{GS(th)}$ $I_D = 100 \mu A$ $I_{A} = 100 \mu A$







Test circuits STD3LN80K5

3 Test circuits

Figure 14: Test circuit for resistive load




Figure 15: Test circuit for gate charge behavior

V_{GS}

V_{GS}

V_{GS}

V_{GS}

V_{GS}

V_{GS}

AM01469v10

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STD3LN80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 DPAK package information

THERMAL PAD <u>c2</u> L2 <u>b(</u>2x) R SEATING PLANE (L1) 0,25 0068772_A_21

Figure 20: DPAK (TO-252) type A package outline

Table 10: DPAK (TO-252) type A mechanical data

	Table 10. DI AR (10 20	2) type A mechanical da	ita
Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

STD3LN80K5 Package information





Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)

4.2 DPAK packing information

Figure 22: DPAK (TO-252) tape outline



Adomm min. access hole at slot location

Tape slot in core for tape start 2.5mm min. width

Figure 23: DPAK (TO-252) reel outline

Table 11: DPAK (TO-252) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty. 2500		2500
P1	7.9	8.1	Bulk qty. 2500		2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

AM06038v1

Revision history STD3LN80K5

5 Revision history

Table 12: Document revision history

Date	Revision	Changes
13-May-2015	1	Initial release
27-Jul-2016	2	Updated title and features in cover page.
		Updated Section 1: "Electrical ratings" and Section 2: "Electrical characteristics".
		Added Section 2.1: "Electrical characteristics (curves)".
		Document status promoted from preliminary to production data.
		Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD3LN80K5