life.augmented

STB17N80K5

N-channel 800 V, 0.29 Ω typ., 14 A MDmesh[™] K5 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID
STB17N80K5	800 V	0.34 Ω	14 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing				
STB17N80K5	17N80K5	D²PAK	Tape and reel				

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D ² PAK (TO-263) package information	9
	4.2	D ² PAK (TO-263) packing information	
5	Revisio	n history	



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
Ι _D	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	14	А
ID	Drain current (continuous) at T _c = 100 °C	9	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	56	А
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	170	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50 V	
TJ	Operating junction temperature range	EE to 150 %	
T _{stg}	Storage temperature range	- 55 to 150	°C

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}I_{SD}$ \leq 14 A, di/dt = 100 A/µs; V_Ds peak < V_{(BR)DSS}, V_{DD}= 640 V

 $^{(3)}V_{DS} \le 640 \text{ V}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.74	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30	°C/W

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1inch², 2oz Cu

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	4.7	Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	340	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_{D} = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			50	μA
I _{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±25 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DD}=V_{GS},I_{D}=250\;\mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V_{GS} = 10 V, I_{D} = 7 A		0.29	0.34	Ω

Table 5: On/off-state

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
e y	i aramotor				maxi	Unit
Ciss	Input capacitance		-	866	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	64	-	pF
C _{rss}	Reverse transfer capacitance	163 - 0 1	-	0.42	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	-	142	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	51	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	-	5	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 14 \text{ A}$	-	26	-	nC
Q_gs	Gate-source charge	V _{GS} = 10 V	-	7.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	15.2	-	nC

Table 6: Dynamic

Notes:

 ${}^{(1)}C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

 $^{(2)}C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	$V_{DD}\text{=}$ 400 V, I_D =7 A, R_G = 4.7 Ω	-	14.8	-	ns		
tr	Rise time	V _{GS} = 10 V	-	10.8	-	ns		
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	84.3	-	ns		
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.1	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		14	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		56	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 14 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 14 A, di/dt = 100 A/µs,	-	439		ns
Qrr	Reverrse recovery charge	$V_{DD} = 60 V$ (see Figure 16: "Test circuit for	-	6.37		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	29		А
t _{rr}	Reverse recovery time	I _{SD} = 14 A, di/dt = 100 A/µs,	-	626		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see <i>Figure 16: "Test circuit for</i>	-	8.36		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	26.7		А

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1 mA, I_{D} = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



8



V_{GS} = 7 V

 $V_{GS} = 6 V$


V_{DS} (V)

16

12

8

4



8

0L 5

6

8

9


10





V_{GS} (V)

STB17N80K5

Electrical characteristics










57

DocID027690 Rev 2

3 Test circuits







DocID027690 Rev 2




57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 D²PAK (TO-263) package information




DocID027690 Rev 2

Package information

STB17N80K5


formation			STB17N80K5		
Tabl	e 10: D²PAK (TO-263) ty	pe A package mechanic	al data		
Dim.	mm				
Dini.	Min.	Тур.	Max.		
A	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.30	1.50		
E	10		10.40		
E1	8.50	8.70	8.90		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
Н	15		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.4			
V2	0°		8°		







4.2 D²PAK (TO-263) packing information








Table 11: D ² PAK tape	and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	Ν	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity 100		1000
P2	1.9	2.1	Bulk quantity 10		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



5 Revision history

Table 12: Document revision history

Date	Revision	Changes
02-Apr-2015	1	First release.
20-May-2016 2		Modified: Table 2: "Absolute maximum ratings" and Table 3: "Thermal data". Added: Section 3.1: "Electrical characteristics (curves)".
		Minor text changes.



STB17N80K5

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STB17N80K5