


8-bit MCU with single voltage Flash memory, ADC, timers

Datasheet - production data

Features

- Memories
 - 2K Bytes single voltage Flash program memory with readout protection, in-circuit and in-application programming (ICP and IAP). 10K write/erase cycles guaranteed, data retention: 20 years at 55 °C
 - 128 bytes RAM
 - 128 bytes data EEPROM. 300K write/erase cycles guaranteed, data retention: 20 years at 55 °C
- Clock, reset and supply management
 - 3-level low voltage supervisor (LVD) and auxiliary voltage detector (AVD) for safe power- on/off procedures
 - Clock sources: internal trimmable 8-MHz RC oscillator, internal low power, low frequency RC oscillator or external clock
 - Five Power Saving Modes: Halt, Auto-Wakeup from Halt, Active-halt, Wait and Slow
- Interrupt management
 - 11 interrupt vectors plus TRAP and RESET
 - 5 external interrupt lines (on 5 vectors)
- I/O Ports
 - 5 multifunctional bidirectional I/O lines
 - 1 additional output line
 - 6 alternate function lines
 - 5 high sink outputs
- 2 timers
 - One 8-bit lite timer (LT) with prescaler including: watchdog, 1 realtime base and 1 input capture
 - One 12-bit auto-reload timer (AT) with output compare function and PWM



- A/D converter
 - 10-bit resolution for 0 to VDD
 - 5 input channels
- Instruction set
 - 8-bit data manipulation
 - 63 basic instructions with illegal opcode detection
 - 17 main addressing modes
 - 8 x 8 unsigned multiply instruction
- Development tools
 - Full hardware/software development package
 - Debug module

Contents

1	Description	12
2	Pin description	13
3	Register & memory map	17
4	Flash program memory	20
4.1	Introduction	20
4.2	Main features	20
4.3	Programming modes	20
4.3.1	In-circuit programming (ICP)	20
4.3.2	In Application Programming (IAP)	21
4.4	ICC interface	21
4.5	Memory protection	23
4.5.1	Readout protection	23
4.5.2	Flash write/erase protection	23
4.6	Related documentation	23
4.7	Register description	24
4.7.1	Flash control/status register (FCSR)	24
5	Data EEPROM	25
5.1	Introduction	25
5.2	Main features	25
5.3	Memory access	25
5.3.1	Read operation (E2LAT=0)	26
5.3.2	Write operation (E2LAT=1)	26
5.4	Power saving modes	27
5.4.1	Wait mode	27
5.4.2	Active-halt mode	27
5.4.3	Halt mode	27
5.5	Access error handling	27
5.6	Data EEPROM readout protection	28
5.7	Register description	28

5.7.1	EEPROM control/status register (EECSR)	28
6	Central processing unit	30
6.1	Introduction	30
6.2	Main features	30
6.3	CPU registers	30
6.3.1	Accumulator (A)	30
6.3.2	Index registers (X and Y)	30
6.3.3	Program counter (PC)	30
6.3.4	Condition code register (CC)	31
6.3.5	Stack pointer (SP)	32
7	Supply, reset and clock management	34
7.1	Main features	34
7.2	Internal RC oscillator adjustment	34
7.3	Register description	37
7.3.1	Main clock control/status register (MCCSR)	37
7.3.2	RC control register (RCCR)	37
7.3.3	System integrity (SI) control/status register (SICSR)	38
7.3.4	AVD threshold selection register (AVDTHCR)	38
7.3.5	Clock controller control/status register (CKCNTCSR)	39
7.4	Reset sequence manager (RSM)	40
7.4.1	Introduction	40
7.4.2	Asynchronous external RESET pin	41
7.4.3	External power-on reset	41
7.4.4	Internal low voltage detector (LVD) reset	41
7.4.5	Internal watchdog reset	42
7.5	Register description	43
7.5.1	Multiplexed IO reset control register 1 (MUXCR1)	43
7.5.2	Multiplexed IO reset control register 0 (MUXCR0)	43
8	Interrupts	44
	Priority management	44
	Interrupts and low-power mode	44
8.1	Non maskable software interrupt	44
8.2	External interrupts	45

8.3	Peripheral interrupts	45
8.3.1	External interrupt control register 1 (EICR1)	47
8.3.2	External interrupt control register 2 (EICR2)	47
8.4	System integrity management (SI)	48
8.4.1	Low voltage detector (LVD)	48
8.4.2	Auxiliary voltage detector (AVD)	50
8.4.3	Low-power modes	51
8.4.4	Register description	51
9	Power saving modes	54
9.1	Introduction	54
9.2	Slow mode	54
9.3	Wait mode	55
9.4	Active-halt and Halt modes	56
9.4.1	Active-halt mode	56
9.4.2	Halt mode	57
9.5	Auto-wakeup from Halt mode	59
9.5.1	Register description	61
10	I/O ports	64
10.1	Introduction	64
10.2	Functional description	64
10.2.1	Input modes	64
10.2.2	Output modes	65
10.2.3	Alternate functions	66
10.2.4	Analog alternate function	68
10.3	Unused I/O pins	69
10.4	Low-power modes	69
10.5	Interrupts	69
10.6	I/O port implementation	69
11	On-chip peripherals	71
11.1	Lite timer (LT)	71
11.1.1	Introduction	71
11.1.2	Main features	71
11.1.3	Functional description	72

11.1.4	Hardware watchdog option	73
11.1.5	Low-power modes	74
11.1.6	Interrupts	74
11.1.7	Register description	75
11.2	12-bit autoreload timer (AT)	77
11.2.1	Introduction	77
11.2.2	Main features	77
11.2.3	Functional description	77
11.2.4	Low-power modes	80
11.2.5	Interrupts	80
11.2.6	Register description	80
11.3	10-bit A/D converter (ADC)	84
11.3.1	Introduction	84
11.3.2	Main features	84
11.3.3	Functional description	85
11.3.4	Low-power modes	87
11.3.5	Interrupts	87
11.3.6	Register description	87
12	Instruction set	90
12.1	ST7 addressing modes	90
12.1.1	Inherent mode	91
12.1.2	Immediate	92
12.1.3	Direct	92
12.1.4	Indexed mode (no offset, short, long)	92
12.1.5	Indirect modes (short, long)	93
12.1.6	Indirect indexed modes (short, long)	93
12.1.7	Relative modes (direct, indirect)	94
12.2	Instruction groups	95
12.2.1	Illegal opcode reset	96
13	Electrical characteristics	99
13.1	Parameter conditions	99
13.1.1	Minimum and maximum values	99
13.1.2	Typical values	99
13.1.3	Typical curves	99
13.1.4	Loading capacitor	99

13.1.5	Pin input voltage	100
13.2	Absolute maximum ratings	100
13.3	Operating conditions	101
13.3.1	General operating conditions	101
13.3.2	Operating conditions with low voltage detector (LVD)	102
13.3.3	Auxiliary voltage detector (AVD) thresholds	103
13.3.4	Internal RC oscillator	103
13.4	Supply current characteristics	105
13.4.1	Supply current	106
13.4.2	Internal RC oscillator supply characteristics	107
13.4.3	On-chip peripherals	110
13.5	Clock and timing characteristics	110
13.6	Memory characteristics	111
13.7	EMC characteristics	112
13.7.1	Functional EMS (electro magnetic susceptibility)	112
13.7.2	EMI (electromagnetic interference)	113
13.7.3	Absolute maximum ratings (electrical sensitivity)	113
13.8	I/O port pin characteristics	114
13.8.1	General characteristics	114
13.8.2	Output driving current	117
13.9	Control pin characteristics	122
13.9.1	Asynchronous RESET pin	122
13.10	10-bit ADC characteristics	124
14	Package characteristics	127
14.1	Package mechanical data	127
15	Device configuration and ordering information	133
15.1	Option bytes	133
15.1.1	Option byte 1	133
15.1.2	Option byte 0	134
15.2	Ordering information	135
15.3	Development tools	138
15.3.1	Starter kits	138
15.3.2	Development and debugging tools	138
15.3.3	Programming tools	138

15.3.4 Order codes for development and programming tools 138

15.4 ST7 application notes 140

16 Revision history 144

Obsolete Product(s) - Obsolete Product(s)

List of tables

Table 1.	Device pin description	16
Table 2.	Hardware register map	18
Table 3.	Data EEPROM register map and reset values	29
Table 4.	Predefined RC oscillator calibration values	34
Table 5.	Internal RC prescaler selection bits	38
Table 6.	Clock register map and reset values	39
Table 7.	CPU clock cycle delay	40
Table 8.	Multiplexed IO register map and reset values	43
Table 9.	Interrupt mapping	46
Table 10.	Interrupt sensitivity bits	47
Table 11.	Description of low-power modes	51
Table 12.	Description of interrupt events	51
Table 13.	AVD threshold selection bits	52
Table 14.	System integrity register map and reset values	53
Table 15.	Enabling/disabling Active-halt and Halt modes	56
Table 16.	Configuring the dividing factor	62
Table 17.	AWU register map and reset values	63
Table 18.	DR value and output pin status	66
Table 19.	I/O port mode options	67
Table 20.	I/O port configurations	68
Table 21.	Effect of low-power modes on I/O ports	69
Table 22.	Description of interrupt events	69
Table 23.	Port configuration	70
Table 24.	I/O port register map and reset values	70
Table 25.	Description of low-power modes	74
Table 26.	Interrupt events	74
Table 27.	Lite timer register map and reset values	76
Table 28.	Description of low-power modes	80
Table 29.	Interrupt events	80
Table 30.	Counter clock selection	80
Table 31.	Register map and reset values	83
Table 32.	Effect of low-power modes	87
Table 33.	Channel selection	88
Table 34.	Configuring the ADC clock speed	89
Table 35.	ADC register map and reset values	89
Table 36.	Description of addressing modes	90
Table 37.	ST7 addressing mode overview	90
Table 38.	Instructions supporting inherent addressing mode	91
Table 39.	Instructions supporting inherent immediate addressing mode	92
Table 40.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes	93
Table 41.	Instructions supporting relative modes	94
Table 42.	ST7 instruction set	95
Table 43.	Illegal opcode detection	96
Table 44.	Voltage characteristics	100
Table 45.	Current characteristics	101
Table 46.	Thermal characteristics	101
Table 47.	General operating conditions	101
Table 48.	Operating characteristics with LVD	102

Table 49.	Operating characteristics with AVD	103
Table 50.	Voltage drop between AVD flag set and LVD reset generation	103
Table 51.	Internal RC oscillator characteristics (5.0 V calibration)	104
Table 52.	Internal RC oscillator characteristics (3.3 V calibration)	104
Table 53.	Supply current characteristics	106
Table 54.	Internal RC oscillator supply characteristics	107
Table 55.	On-chip peripheral characteristics	110
Table 56.	General timings	110
Table 57.	Auto-wakeup RC oscillator	110
Table 58.	RAM and hardware registers	111
Table 59.	Flash program memory	111
Table 60.	EEPROM data memory	112
Table 61.	EMS test results	113
Table 62.	EMI emissions	113
Table 63.	ESD absolute maximum ratings	114
Table 64.	Electrical sensitivities	114
Table 65.	General characteristics	114
Table 66.	Output driving current characteristics	117
Table 67.	Asynchronous RESET pin characteristics	122
Table 68.	ADC characteristics	124
Table 69.	ADC accuracy with VDD = 3.3 V to 5.5 V	125
Table 70.	ADC accuracy with VDD = 2.7 V to 3.3 V	125
Table 71.	ADC accuracy with VDD = 2.4 V to 2.7 V	125
Table 72.	8-lead very thin fine pitch dual flat no-lead package, mechanical data	128
Table 73.	8-pin plastic small outline package - 150-mil width, mechanical data	129
Table 74.	8-pin plastic dual in-line outline package, 300-mil width, mechanical data	130
Table 75.	16-pin plastic dual in-line package, 300-mil width, mechanical data	131
Table 76.	Package characteristics	132
Table 77.	Startup clock selection	133
Table 78.	LVD threshold configuration	134
Table 79.	Sector 0 size selection	134
Table 80.	ST7LITEU0 ordering information scheme	136
Table 81.	Development tool order codes for the ST7LITEU0x family	139
Table 82.	ST7 application notes	140
Table 83.	Document revision history	144

List of figures

Figure 1.	General block diagram	12
Figure 2.	8-pin SO and DIP package pinout	13
Figure 3.	8-pin DFN package pinout	13
Figure 4.	16-pin package pinout 1	14
Figure 5.	Memory map	17
Figure 6.	Typical ICC interface	22
Figure 7.	EEPROM block diagram	25
Figure 8.	Data EEPROM programming flowchart	26
Figure 9.	Data EEPROM write operation	27
Figure 10.	Data EEPROM programming cycle	28
Figure 11.	CPU registers	31
Figure 12.	Stack manipulation example	33
Figure 13.	Clock switching	36
Figure 14.	Clock management block diagram	36
Figure 15.	Reset sequence phases	40
Figure 16.	Reset block diagram	41
Figure 17.	Reset sequences	42
Figure 18.	Interrupt processing flowchart	45
Figure 19.	Low voltage detector vs reset	49
Figure 20.	Reset and supply management block diagram	49
Figure 21.	Using the AVD to monitor VDD	50
Figure 22.	Power saving mode transitions	54
Figure 23.	Slow mode clock transition	55
Figure 24.	Wait mode flowchart	55
Figure 25.	Active-halt timing overview	56
Figure 26.	Active-halt mode flowchart	57
Figure 27.	Halt timing overview	58
Figure 28.	Halt mode flowchart	58
Figure 29.	AWUFH mode block diagram	59
Figure 30.	AWUF Halt timing diagram	60
Figure 31.	AWUFH mode flowchart	61
Figure 32.	I/O port general block diagram	67
Figure 33.	Interrupt I/O port state transitions	69
Figure 34.	Lite timer block diagram	72
Figure 35.	Watchdog timing diagram	73
Figure 36.	Input capture timing diagram	74
Figure 37.	Block diagram	77
Figure 38.	PWM function	78
Figure 39.	PWM signal example	79
Figure 40.	ADC block diagram	85
Figure 41.	Pin loading conditions	99
Figure 42.	Pin input voltage	100
Figure 43.	fCPU maximum operating frequency versus V_{DD} supply voltage	102
Figure 44.	Typical accuracy with RCCR=RCCR0 vs VDD= 2.4-6.0 V and temperature	105
Figure 45.	Typical accuracy with RCCR=RCCR1 vs VDD= 2.4-6.0V and temperature	105
Figure 46.	Typical IDD in run mode vs. internal clock frequency and VDD	108
Figure 47.	Typical IDD in WFI mode vs. internal clock frequency and VDD	108
Figure 48.	Typical IDD in Slow, Slow-wait and Active-halt mode vs VDD & int	

	RC = 8 MHz	108
Figure 49.	Idd vs temp @VDD 5 V & int RC = 8 MHz	109
Figure 50.	Idd vs temp @VDD 5 V & int RC = 4 MHz	109
Figure 51.	Idd vs temp @VDD 5V & int RC = 2 MHz	109
Figure 52.	Two typical applications with unused I/O pin	115
Figure 53.	Typical IPU vs. VDD with VIN=VSS	115
Figure 54.	Typical RPU vs. VDD with VIN=VSS	116
Figure 55.	Typical VOL at vDD = 2.4 V (standard pins)	118
Figure 56.	Typical vOL at vDD = 3 V (standard pins)	118
Figure 57.	Typical VOL at VDD = 5 V (standard pins)	118
Figure 58.	Typical VOL at VDD = 2.4 V (HS pins)	119
Figure 59.	Typical VOL at VDD = 3 V (HS pins)	119
Figure 60.	Typical VOL at VDD = 5 V (HS pins)	119
Figure 61.	Typical VDD-VOH at VDD = 2.4 V (HS pins)	120
Figure 62.	Typical VDD-VOH at VDD = 3 V (HS pins)	120
Figure 63.	Typical VDD-VOH at VDD = 5 V (HS pins)	120
Figure 64.	Typical VOL vs. VDD (HS pins)	121
Figure 65.	Typical VDD-VOH vs. VDD (HS pins)	121
Figure 66.	RESET pin protection when LVD is enabled	122
Figure 67.	RESET pin protection when LVD is disabled	123
Figure 68.	Typical application with ADC	124
Figure 69.	ADC accuracy characteristics	126
Figure 70.	8-lead very thin fine pitch dual flat no-lead package, package outline	127
Figure 71.	8-pin plastic small outline package - 150-mil width, package outline	128
Figure 72.	8-pin plastic dual in-line outline package - 300-mil width, package outline	129
Figure 73.	16-pin plastic dual in-line package, 300-mil width, package outline	130
Figure 74.	ST7LITEU0 FASTROM microcontroller option list	137

1 Description

The ST7ULTRALITE is a member of the ST7 microcontroller family. All ST7 devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The ST7ULTRALITE features Flash memory with byte-by-byte in-circuit programming (ICP) and in-application programming (IAP) capability.


Under software control, the ST7ULTRALITE device can be placed in Wait, Slow, or Halt mode, reducing power consumption when the application is in idle or standby state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all the ST7 microcontrollers feature a true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

For easy reference, all parametric data are located in [Section 13: Electrical characteristics](#).


The devices feature an on-chip debug module (DM) to support in-circuit debugging (ICD). For a description of the DM registers, refer to the ST7 ICC protocol reference manual.

Figure 1. General block diagram




2 Pin description

Figure 2. 8-pin SO and DIP package pinout




1. HS : High sink capability
2. eix : associated external interrupt vector

Figure 3. 8-pin DFN package pinout



1. HS : High sink capability
2. eix : associated external interrupt vector

Figure 4. 16-pin package pinout ¹



1. For development or tool prototyping purposes only.
Package not orderable in production quantities.
2. Must be tied to ground.

Note: The differences versus the 8-pin packages are listed below:
 The ICC signals (ICCCLK and ICCDATA) are mapped on dedicated pins.
 The RESET signal is mapped on a dedicated pin. It is not multiplexed with PA3.
 The PA3 pin is always configured as output. Any change on multiplexed IO reset control registers (MUXCR1 and MUXCR2) have no effect on PA3 functionality. Refer to [Section 7.5: Register description](#).

Legend / abbreviations for [Table 1](#):

Type: I = input, O = output, S = supply

In/Output level: C_T = CMOS $0.3 V_{DD}$ / $0.7 V_{DD}$ with input trigger

Output level: HS = High sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

Table 1. Device pin description

Pin No.	Pin Name	Type	Level		Port / Control						main function (after reset)	Alternate function
			Input	Output	Input				Output			
					float	wpu	int	ana	OD	PP		
1	V _{DD} ⁽¹⁾	S	-	-	-	-	-	-	-	-	Main power supply	
2	PA5/AIN4/CLKIN	I/O	C _T	HS	X	ei4		X	X	X	Port A5	Analog input 4 or external clock input
3	PA4/AIN3/MCO	I/O	C _T	HS	X	ei3		X	X	X	Port A4	Analog input 3 or main clock output
4	PA3/RESET ⁽²⁾	O				X			X	X	Port A3	RESET ⁽²⁾
5	PA2/AIN2/LTIC	I/O	C _T	HS	X	ei2		X	X	X	Port A2	Analog input 2 or lite timer input capture
6	PA1/AIN1/ICCCLK	I/O	C _T	HS	X	ei1		X	X	X	Port A1	Analog input 1 or In Circuit Communication Clock Caution: During normal operation this pin must be pulled-up, internally or externally (external pull-up of 10k mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset puts it back in pull-up
7	PA0/AIN0/ATPWM/ICCDATA	I/O	C _T	HS	X	ei0		X	X	X	Port A0	Analog input 0 or Auto-Reload Timer PWM or In Circuit Communication Data
8	V _{SS} ⁽¹⁾	S	-	-	-	-	-	-	-	-	Ground	

1. It is mandatory to connect all available V_{DD} and V_{DDA} pins to the supply voltage and all V_{SS} and V_{SSA} pins to ground.
2. After a reset, the multiplexed PA3/RESET pin acts as $\overline{\text{RESET}}$. To configure this pin as output (Port A3), write 55h to MUXCR0 and AAh to MUXCR1. For further details, please refer to [Section 7.5 on page 43](#).

3 Register & memory map

As shown in [Figure 5](#) below, the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, 128 bytes of RAM and 1 Kbyte of user program memory. The RAM space includes up to 64 bytes for the stack from 00C0h to 00FFh.


The highest address bytes contain the user reset and interrupt vectors.

The Flash memory contains two sectors (see [Figure 5](#)) mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (FC00-FFFFh).

The size of Flash Sector 0 and other device options are configurable by Option byte.

Important: The memory locations marked as “Reserved” must never be accessed. Accessing a reserved area can have unpredictable effects on the device.

Figure 5. Memory map



1. See [Section 7.2: Internal RC oscillator adjustment](#).

Note:

The DEE0h, DEE1h, DEE2h and DEE3h addresses are located in a reserved area but are special bytes containing also the RC calibration values which are read-accessible only in user mode. If all the EEPROM data or Flash space (including the RC calibration values locations) has been erased (after the readout protection removal), then the RC calibration values can still be obtained through these addresses.

Table 2. Hardware register map

Address	Block	Register label	Register name	Reset status ⁽¹⁾	Remarks ⁽¹⁾
0000h 0001h 0002h	Port A	PADR PADDR PAOR	Port A data register Port A data direction register Port A option register	00h ⁽²⁾ 08h 02h ⁽³⁾	R/W R/W R/W
0003h to 000Ah	Reserved area (8 bytes)				
000Bh 000Ch	Lite timer	LTCSR LTICR	Lite timer control/status register Lite timer input capture register	0xh 00h	R/W Read only
000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h	Auto-reload timer	ATCSR CNTRH CNTRL ATRH ATRL PWMCR PWM0CSR	Timer control/status register Counter register high Counter register low Auto-reload register high Auto-reload register low PWM output control register PWM 0 control/status register	00h 00h 00h 00h 00h 00h 00h	R/W Read only Read only R/W R/W R/W R/W
0014h to 0016h	Reserved area (3 bytes)				
0017h 0018h	Auto-reload timer	DCR0H DCR0L	PWM 0 duty cycle register high PWM 0 duty cycle register low	00h 00h	R/W R/W
0019h to 002Eh	Reserved area (22 bytes)				
0002Fh	Flash	FCSR	Flash control/status register	00h	R/W
00030h	EEPROM	EECSR	Data EEPROM control/status register	00h	R/W
0031h to 0033h	Reserved area (3 bytes)				
0034h 0035h 0036h	ADC	ADCCSR ADCDRH ADCDRL	A/D control status register A/D data register high A/D data register low	00h xxh 00h	R/W Read only R/W
0037h	ITC	EICR1	External interrupt control register 1	00h	R/W
0038h	MCC	MCCSR	Main clock control/status register	00h	R/W
0039h 003Ah	Clock and reset	RCCR SICSR	RC oscillator control register System integrity control/status register	FFh 0000 0x00b	R/W R/W
003Bh to 003Ch	Reserved area (2 bytes)				
003Dh	ITC	EICR2	External interrupt control register 2	00h	R/W
003Eh	AVD	AVDTHCR	AVD threshold selection register	03h	R/W
003Fh	Clock controller	CKCNTCSR	Clock controller control/status register	09h	R/W
0040h to 0046h	Reserved area (7 bytes)				
0047h 0048h	MuxIO-reset	MUXCR0 MUXCR1	Mux IO-reset control register 0 Mux IO-reset control register 1	00h 00h	R/W R/W

Table 2. Hardware register map (continued)

Address	Block	Register label	Register name	Reset status ⁽¹⁾	Remarks ⁽¹⁾
0049h 004Ah	AWU	AWUPR AWUCSR	AWU prescaler register AWU control/status register	FFh 00h	R/W R/W
004Bh 004Ch 004Dh 004Eh 004Fh 0050h	DM ⁽⁴⁾	DMCR DMSR DMBK1H DMBK1L DMBK2H DMBK2L	DM control register DM status register DM breakpoint register 1 high DM breakpoint register 1 low DM breakpoint register 2 high DM breakpoint register 2 low	00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W R/W
0051h to 007Fh	Reserved area (47 bytes)				

1. Legend: x=undefined, R/W=read/write.

2. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

3. The bits associated with unavailable pins must always keep their reset value.

4. For a description of the DM registers, see the ST7 ICC Protocol Reference Manual.

4 Flash program memory

4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or on-board using in-circuit programming or in-application programming.

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main features

- ICP (In-circuit programming)
- IAP (In-application programming)
- ICT (In-circuit testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Readout and write protection.

4.3 Programming modes

The ST7 can be programmed in three different ways:

- Insertion in a programming tool. In this mode, Flash sectors 0 and 1 and option byte row can be programmed or erased.
- In-Circuit Programming. In this mode, Flash sectors 0 and 1 and option byte row can be programmed or erased without removing the device from the application board.
- In-application programming. In this mode, sector 1 can be programmed or erased without removing the device from the application board and while the application is running.

4.3.1 In-circuit programming (ICP)

ICP uses a protocol called ICC (in-circuit communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

- Switch the ST7 to ICC mode (in-circuit communications). This is done by driving a specific signal sequence on the ICCCLK/DATA pins while the RESET pin is pulled low. When the ST7 enters ICC mode, it fetches a specific RESET vector which points to the ST7 system memory containing the ICC protocol routine. This routine enables the ST7 to receive bytes from the ICC interface.
- Download ICP driver code in RAM from the ICCDATA pin
- Execute ICP driver code in RAM to program the Flash memory

Depending on the ICP Driver code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

4.3.2 In Application Programming (IAP)

This mode uses an IAP driver program previously programmed in sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.)


IAP mode can be used to program any memory areas except sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.4 ICC interface

ICP needs a minimum of 4 and up to 6 pins to be connected to the programming tool. These pins are:

- $\overline{\text{RESET}}$: device reset
- V_{SS} : device power supply ground
- ICCCLK: ICC output serial clock pin (see note 1)
- ICCDATA: ICC input serial data pin
- CLKIN: main clock input for external source
- V_{DD} : application board power supply (see note 3)

Figure 6. Typical ICC interface



1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the programming tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the programming tool documentation for recommended resistor values.
2. During the ICP session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5 mA at high level (push pull output or pull-up resistor < 1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with $R > 1K$ or a reset management IC with open drain output and pull-up resistor > 1 K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
3. The use of Pin 7 of the ICC connector depends on the programming tool architecture. This pin must be connected when using most ST programming tools (it is used to monitor the application power supply). Please refer to the programming tool manual.
4. Pin 9 has to be connected to the CLKIN pin of the ST7 when ICC mode is selected with option bytes disabled (35-pulse ICC entry mode). When option bytes are enabled (38-pulse ICC entry mode), the internal RC clock is forced, regardless of the selection in the option byte.
5. A serial resistor must be connected to ICC connector pin 6 in order to prevent contention on PA3/RESET pin. Contention may occur if a tool forces a state on RESET pin while PA3 pin forces the opposite state in output mode. The resistor value is defined to limit the current below 2 mA at 5 V. If PA3 is used as output push-pull, then the application must be switched off to allow the tool to take control of the RESET pin (PA3). To allow the programming tool to drive the RESET pin below V_{IL} , special care must also be taken when a pull-up is placed on PA3 for application reasons.

Caution: During normal operation, ICCCLK pin must be pulled-up, internally or externally (external pull-up of 10k mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset puts it back in input pull-up.

4.5 Memory protection

There are two different types of memory protection: readout protection and write/erase protection which can be applied individually.

4.5.1 Readout protection

Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller. Program memory is protected.

In Flash devices, this protection is removed by reprogramming the option. In this case, program memory is automatically erased, and the device can be reprogrammed.

Readout protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the option list.

4.5.2 Flash write/erase protection

Write/erase protection, when set, makes it impossible to both overwrite and erase program memory. Its purpose is to provide advanced security to applications and prevent any change being made to the memory content.

Warning: Once set, Write/erase protection can never be removed. A write-protected flash device is no longer reprogrammable.

Write/erase protection is enabled through the FMP_W bit in the option byte.

4.6 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.7 Register description

4.7.1 Flash control/status register (FCSR)

This register controls the XFlash erasing and programming using ICP, IAP or other programming methods.

1st RASS Key: 0101 0110 (56h)

2nd RASS Key: 1010 1110 (AEh)

When an EPB or another programming tool is used (in socket or ICP mode), the RASS keys are sent automatically.

Reset value: 000 0000 (00h)

7							0
0	0	0	0	0	OPT	LAT	PGM
Read/write							

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Fh	FCSR Reset Value	- 0	- 0	- 0	- 0	- 0	OPT 0	LAT 0	PGM 0

5 Data EEPROM


5.1 Introduction

The electrically erasable programmable read only memory can be used as a non volatile back-up for storing data. Using the EEPROM requires a basic access protocol described in this chapter.

5.2 Main features

- Up to 32 bytes programmed in the same cycle
- EEPROM mono-voltage (charge pump)
- Chained erase and programming cycles
- Internal control of the global programming cycle duration
- Wait mode management
- Readout protection

Figure 7. EEPROM block diagram



5.3 Memory access

The data EEPROM memory read/write access modes are controlled by the E2LAT bit of the EEPROM Control/Status register (EECSR). The flowchart in [Figure 8](#) describes these different memory access modes.

5.3.1 Read operation (E2LAT=0)

The EEPROM can be read as a normal ROM location when the E2LAT bit of the EECSR register is cleared.

On this device, data EEPROM can also be used to execute machine code. Take care not to write to the data EEPROM while executing from it. This would result in an unexpected code being executed.

5.3.2 Write operation (E2LAT=1)

To access the write mode, the E2LAT bit has to be set by software (the E2PGM bit remains cleared). When a write access to the EEPROM area occurs, the value is latched inside the 32 data latches according to its address.

When PGM bit is set by the software, all the previous bytes written in the data latches (up to 32) are programmed in the EEPROM cells. The effective high address (row) is determined by the last EEPROM write sequence. To avoid wrong programming, the user must take care that all the bytes written between two programming sequences have the same high address: only the five Least Significant Bits of the address can change.

At the end of the programming cycle, the PGM and LAT bits are cleared simultaneously.

Note: Care should be taken during the programming cycle. Writing to the same memory location over-programs the memory (logical AND between the two write access data result) because the data latches are only cleared at the end of the programming cycle and by the falling edge of the E2LAT bit. It is not possible to read the latched data. This note is illustrated by the [Figure 10](#).

Figure 8. Data EEPROM programming flowchart





Figure 9. Data EEPROM write operation



1. If a programming cycle is interrupted (by a reset action), the integrity of the data in memory is not guaranteed.

5.4 Power saving modes

5.4.1 Wait mode

The data EEPROM can enter Wait mode on execution of the WFI instruction of the microcontroller or when the microcontroller enters Active-Halt mode. The DATA EEPROM immediately enters this mode if there is no programming in progress, otherwise the data EEPROM finishes the cycle and then enter Wait mode.

5.4.2 Active-halt mode

Refer to Wait mode.

5.4.3 Halt mode

The data EEPROM immediately enters Halt mode if the microcontroller executes the HALT instruction. Therefore the EEPROM stops the function in progress, and data may be corrupted.

5.5 Access error handling

If a read access occurs while E2LAT=1, then the data bus is not driven.

If a write access occurs while E2LAT=0, then the data on the bus is not latched.

If a programming cycle is interrupted (by a Reset action), the integrity of the data in memory is not guaranteed.


5.6 Data EEPROM readout protection

The readout protection is enabled through an option bit (see option byte section).

When this option is selected, the programs and data stored in the EEPROM memory are protected against readout (including a re-write protection). In Flash devices, when this protection is removed by reprogramming the option byte, the entire Program memory and EEPROM is first automatically erased.

Note: Both program memory and data EEPROM are protected using the same option bit.

Figure 10. Data EEPROM programming cycle



5.7 Register description

5.7.1 EEPROM control/status register (EECSR)

Address: 0030h

Reset value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	E2LAT	E2PGM
Read/write							

Bits 7:2 = **Reserved**, forced by hardware to 0

Bit 1 = **E2LAT** Latch access transfer bit:

This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if the E2PGM bit is cleared

0: Read mode

1: Write mode

Bit 0 = **E2PGM** Programming control and status bit

This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware.

0: Programming finished or not yet started

1: Programming cycle is in progress

Note: If the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed.

Table 3. Data EEPROM register map and reset values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0030h	EECSR Reset Value	0	0	0	0	0	0	E2LAT 0	E2PGM 0

6 Central processing unit

6.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

6.2 Main features

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low-power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

6.3 CPU registers

The six CPU registers shown in [Figure 11](#) are not present in the memory mapping and are accessed by specific instructions.

6.3.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

6.3.2 Index registers (X and Y)


In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The cross-assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

6.3.3 Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (program counter low which is the LSB) and PCH (Program Counter High which is the MSB).

Figure 11. CPU registers



1. X = undefined value

6.3.4 Condition code register (CC)

The 8-bit condition code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

Reset value: 111x 1xxx

7							0
1	1	1	H	I	N	Z	C
Read/write							

These bits can be individually tested and/or controlled by specific instructions.

Bit 4 = H Half carry bit

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 3 = I Interrupt mask bit

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are enabled.

1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNH instructions.

Note: *Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptible because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.*

Bit 2 = N Negative bit

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7th bit of the result.

0: The result of the last operation is positive or null.

1: The result of the last operation is negative (that is, the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

Bit 1 = Z Zero bit

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 = C Carry/borrow bit

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

6.3.5 Stack pointer (SP)

Reset Value: 00 FFh

15				8			
0	0	0	0	0	0	0	0
Read/write							
7				0			
1	1	SP5	SP4	SP3	SP2	SP1	SP0
Read/write							

The stack pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see [Figure 12](#)).

Since the stack is 64 bytes deep, the 10 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP5 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.


Note: *When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.*

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 12.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.

Figure 12. Stack manipulation example



1. Stack higher address = 00FFh
Stack lower address = 00C0h

7 Supply, reset and clock management

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

7.1 Main features

- Clock management
 - 8 MHz internal RC oscillator (enabled by option byte)
 - External clock input (enabled by option byte)
- Reset sequence manager (RSM)
- System integrity management (SI)
 - Main supply low voltage detection (LVD) with reset generation (enabled by option byte)
 - Auxiliary voltage detector (AVD) with interrupt capability for monitoring the main supply

7.2 Internal RC oscillator adjustment

The ST7 contains an internal RC oscillator with a specific accuracy for a given device, temperature and voltage. It can be selected as the start up clock through the CKSEL[1:0] option bits (see [Section 15.1: Option bytes](#)). It must be calibrated to obtain the frequency required in the application. This is done by software writing a 10-bit calibration value in the RCCR (RC Control Register) and in the bits [6:5] in the SICSR (SI control status register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in Flash memory for 3.3 and 5 V V_{DD} supply voltages at 25 °C, as shown in the following table.

Table 4. Predefined RC oscillator calibration values

RCCR	Conditions	ST7LITEU05/ST7LITEU09 address
RCCR0	$V_{DD} = 5\text{ V}$ $T_A = 25\text{ °C}$ $f_{RC} = 8\text{ MHz}$	DEE0h ⁽¹⁾ (CR[9:2] bits)
RCCR1		DEE1h ⁽¹⁾ (CR[1:0] bits)
RCCR2	$V_{DD} = 3.3\text{ V}$ $T_A = 25\text{ °C}$ $f_{RC} = 8\text{ MHz}$	DEE2h ⁽¹⁾ (CR[9:2] bits)
RCCR3		DEE3h ⁽¹⁾ (CR[1:0] bits)

1. DEE0h, DEE1h, DEE2h and DEE3h are located in a reserved area but are special bytes containing also the RC calibration values which are read-accessible only in user mode. If all the Flash space (including the RC calibration value locations) has been erased (after the readout protection removal), then the RC calibration values can still be obtained through these two addresses.

Note: In ICC mode, the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. Refer to note 5 in [Section 4.4: ICC interface](#) for further details.
[Section 13: Electrical characteristics](#) for more information on the frequency and accuracy of the RC oscillator.

To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the V_{DD} and V_{SS} pins as close as possible to the ST7 device.

Caution: If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN2326 for information on how to calibrate the RC frequency using an external reference signal.

The ST7ULTRALITE also contains an Auto Wake Up RC oscillator. This RC oscillator should be enabled to enter Auto Wake-up from Halt mode.

The Auto-wakeup RC oscillator can also be configured as the startup clock through the CKSEL[1:0] option bits (see [Section 15.1: Option bytes](#)).

This is recommended for applications where very low power-consumption is required.

Switching from one startup clock to another can be done in run mode as follows (see [Figure 13](#)):

Case 1: Switching from internal RC to AWU:

1. Set the RC/AWU bit in the CKCNTCSR register to enable the AWU RC oscillator
2. The RC_FLAG is cleared and the clock output is at 1.
3. Wait 3 AWU RC cycles till the AWU_FLAG is set
4. The switch to the AWU clock is made at the positive edge of the AWU clock signal
5. Once the switch is made, the internal RC is stopped

Case 2: Switching from AWU RC to internal RC:

1. Reset the RC/AWU bit to enable the internal RC oscillator
2. Using a 4-bit counter, wait until 8 internal RC cycles have elapsed. The counter is running on internal RC clock.
3. Wait till the AWU_FLAG is cleared (1AWU RC cycle) and the RC_FLAG is set (2 RC cycles)
4. The switch to the internal RC clock is made at the positive edge of the internal RC clock signal
5. Once the switch is made, the AWU RC is stopped

- Note:**
- 1 When the internal RC is not selected, it is stopped so as to save power consumption.
 - 2 When the internal RC is selected, the AWU RC is turned on by hardware when entering Auto Wake-Up from Halt mode.
 - 3 When the external clock is selected, the AWU RC oscillator is always on.

Figure 13. Clock switching





Figure 14. Clock management block diagram



7.3 Register description

7.3.1 Main clock control/status register (MCCSR)

Reset value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	MCO	SMS
Read/write							

Bits 7:2 = Reserved, must be kept cleared.

Bit 1 = **MCO** Main Clock Out enable bit

This bit is read/write by software and cleared by hardware after a reset. This bit allows to enable the MCO output clock.

0: MCO clock disabled, I/O port free for general purpose I/O.

1: MCO clock enabled.

Bit 0 = **SMS** Slow mode selection bit

This bit is read/write by software and cleared by hardware after a reset. This bit selects the input clock f_{OSC} or $f_{OSC}/32$.

0: Normal mode ($f_{CPU} = f_{OSC}$)

1: Slow mode ($f_{CPU} = f_{OSC}/32$)

7.3.2 RC control register (RCCR)

Reset value: 1111 1111 (FFh)

7							0
CR9	CR8	CR7	CR6	CR5	CR4	CR3	CR2
Read/write							

Bits 7:0 = **CR[9:2]** RC oscillator frequency adjustment bits

These bits, as well as CR[1:0] bits in the SICSr register must be written immediately after reset to adjust the RC oscillator frequency and to obtain the required accuracy. The application can store the correct value for each voltage range in Flash memory and write it to this register at start-up.

00h = maximum available frequency

FFh = lowest available frequency

Note: To tune the oscillator, write a series of different values in the register until the correct frequency is reached. The fastest method is to use a dichotomy starting with 80h.

7.3.3 System integrity (SI) control/status register (SICSR)

Reset Value: 0000 0x00 (0xh)

7							0
0	CR1	CR0	0	0	LVDRF	AVDF	AVDIE
Read/write							

Bit 7 = Reserved, must be kept cleared.

Bits 6:5 = **CR[1:0]** RC oscillator frequency adjustment bits

These bits, as well as CR[9:2] bits in the RCCR register must be written immediately after reset to adjust the RC oscillator frequency and to obtain the required accuracy. Refer to [Section 7.2: Internal RC oscillator adjustment](#).

Bits 4:3 = Reserved, must be kept cleared.

Bits 2:0 = System Integrity bits. Refer to [Section 8.4: System integrity management \(SI\)](#).

7.3.4 AVD threshold selection register (AVDTHCR)

Reset Value: 0000 0011 (03h)

7							0
CK2	CK1	CK0	0	0	0	AVD1	AVD0
Read/write							

Bits 7:5 = **CK[2:0]** internal RC prescaler selection

These bits are set by software and cleared by hardware after a reset. These bits select the prescaler of the internal RC oscillator. See [Figure 14](#) and the following table and note:

Table 5. Internal RC prescaler selection bits

CK2	CK1	CK0	f _{osc}
0	0	1	f _{RC/2}
0	1	0	f _{RC/4}
0	1	1	f _{RC/8}
1	0	0	f _{RC/16}
others			f _{RC}

Note: *If the internal RC is used with a supply operating range below 3.3V, a division ratio of at least 2 must be enabled in the RC prescaler.*

Bits 4:2 = Reserved, must be kept cleared.

Bits 1:0 = AVD threshold selection bits. Refer to [Section 8.4: System integrity management \(SI\)](#).

7.3.5 Clock controller control/status register (CKCNTCSR)

Reset Value: 0000 1001 (09h)

7							0
0	0	0	0	AWU_FLAG	RC_FLAG	0	RC/AWU
Read/write							

Bits 7:4 = Reserved, must be kept cleared.

Bit 3 = **AWU_FLAG** *AWU selection bit*

This bit is set and cleared by hardware.

0: No switch from AWU to RC requested

1: AWU clock activated and temporization completed

Bit 2 = **RC_FLAG** *RC selection bit*

This bit is set and cleared by hardware.

0: No switch from RC to AWU requested

1: RC clock activated and temporization completed

Bit 1 = Reserved, must be kept cleared.

Bit 0 = **RC/AWU** *RC/AWU selection bit*

0: RC enabled

1: AWU enabled (default value)

Table 6. Clock register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0038h	MCCSR Reset Value	- 0	- 0	- 0	- 0	- 0	- 0	MCO 0	SMS 0
0039h	RCCR Reset Value	CR9 1	CR8 1	CR7 1	CR6 1	CR5 1	CR4 1	CR3 1	CR2 1
003Ah	SICSR Reset Value	- 0	CR1 0	CR0 0	- 0	- 0	LVDRF x	AVDF 0	AVDIE 0
003Eh	AVDTHCR Reset Value	CK2 0	CK1 0	CK0 0	- 0	- 0	- 0	AVD1 1	AVD2 1
003Fh	CKCNTCSR Reset Value	- 0	- 0	- 0	- 0	AWU_FLAG 1	RC_FLAG 0	- 0	RC/AWU 1

7.4 Reset sequence manager (RSM)

7.4.1 Introduction

The reset sequence manager includes three Reset sources as shown in [Figure 16](#):

- External $\overline{\text{RESET}}$ source pulse
- Internal LVD Reset (low voltage detection)
- Internal WATCHDOG Reset

Note: A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to [Figure 16](#).

These sources act on the $\overline{\text{RESET}}$ pin and it is always kept low during the delay phase.

The Reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic Reset sequence consists of 3 phases as shown in [Figure 15](#):

- Active phase depending on the Reset source
- 256 or 512 CPU clock cycle delay (see table below)
- Reset vector fetch

Caution: When the ST7 is unprogrammed or fully erased, the Flash is blank and the Reset vector is not programmed. For this reason, it is recommended to keep the $\overline{\text{RESET}}$ pin in low state until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 512 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay is automatically selected depending on the clock source chosen by option byte after a reset or depending on the clock source selected before entering Halt mode or AWU from Halt mode. Refer to [Table 7](#).

The Reset vector fetch phase duration is 2 clock cycles.

Table 7. CPU clock cycle delay

Clock source	CPU clock cycle delay
Internal RC oscillator	512
External clock (connected to CLKIN pin)	
AWURC	256

Figure 15. Reset sequence phases





Figure 16. Reset block diagram



1. See [Section 12.2.1: Illegal opcode reset](#) for more details on illegal opcode reset conditions.

7.4.2 Asynchronous external $\overline{\text{RESET}}$ pin

The $\overline{\text{RESET}}$ pin is both an input and an open-drain output with integrated R_{ON} weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See Electrical Characteristic section for more details.

A Reset signal originating from an external source must have a duration of at least $t_{h(RSTL)in}$ in order to be recognized (see [Figure 17](#)). This detection is asynchronous and therefore the MCU can enter reset state even in Halt mode.

The $\overline{\text{RESET}}$ pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

7.4.3 External power-on reset

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until V_{DD} is over the minimum level specified for the selected f_{CLKIN} frequency.

A proper reset signal for a slow rising V_{DD} supply can generally be provided by an external RC network connected to the RESET pin.

7.4.4 Internal low voltage detector (LVD) reset

Two different Reset sequences caused by the internal LVD circuitry can be distinguished:

- Power-on reset
- Voltage drop reset

The device $\overline{\text{RESET}}$ pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge) as shown in [Figure 17](#).


The LVD filters spikes on V_{DD} larger than $t_{g(VDD)}$ to avoid parasitic resets.

7.4.5 Internal watchdog reset

The Reset sequence generated by a internal Watchdog counter overflow is shown in [Figure 17](#).

Starting from the Watchdog counter underflow, the device $\overline{\text{RESET}}$ pin acts as an output that is pulled low during at least $t_{w(\text{RSTL})\text{out}}$.

Figure 17. Reset sequences



7.5 Register description

7.5.1 Multiplexed IO reset control register 1 (MUXCR1)

Reset value: 0000 0000 (00h)

7							0
MIR15	MIR14	MIR13	MIR12	MIR11	MIR10	MIR9	MIR8
Read/write once only							

7.5.2 Multiplexed IO reset control register 0 (MUXCR0)

Reset value: 0000 0000 (00h)

7							0
MIR7	MIR6	MIR5	MIR4	MIR3	MIR2	MIR1	MIR0
Read/write once only							

Bits 15:0 = **MIR[15:0]**

This 16-bit register is read/write by software but can be written only once between two reset events. It is cleared by hardware after a reset; When both MUXCR0 and MUXCR1 registers are at 00h, the multiplexed PA3/RESET pin acts as RESET. To configure this pin as output (Port A3), write 55h to MUXCR0 and AAh to MUXCR1.

These registers are one-time writable only.

To configure PA3 as general purpose output:

After power-on / reset, the application program has to configure the I/O port by writing to these registers as described above. Once the pin is configured as an I/O output, it cannot be changed back to a reset pin by the application code.

To configure PA3 as RESET:

An internally generated reset (such as POR, WDG, illegal opcode) clears the two registers and the pin acts again as a reset function. Otherwise, a power-down is required to put the pin back in reset configuration.

Table 8. Multiplexed IO register map and reset values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0047h	MUXCR0 Reset Value	MIR7 0	MIR6 0	MIR5 0	MIR4 0	MIR3 0	MIR2 0	MIR1 0	MIR0 0
0048h	MUXCR1 Reset Value	MIR15 0	MIR14 0	MIR13 0	MIR12 0	MIR11 0	MIR10 0	MIR9 0	MIR8 0

8 Interrupts

The ST7 core may be interrupted by one of two different methods: Maskable hardware interrupts as listed in the “interrupt mapping” table and a non-maskable software interrupt (TRAP). The Interrupt processing flowchart is shown in [Figure 18](#).

The maskable interrupts must be enabled by clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see external interrupts subsection).

Note: After reset, all interrupts are disabled.

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to the Interrupt Mapping table for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

Note: As a consequence of the IRET instruction, the I bit is cleared and the main program resumes.

Priority management

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case when several interrupts are simultaneously pending, a hardware priority defines which one is serviced first (see [Table 9: Interrupt mapping](#)).

Interrupts and low-power mode

All interrupts allow the processor to leave the Wait low-power mode. Only external and specifically mentioned interrupts allow the processor to leave the Halt low-power mode (refer to the “Exit from Halt” column in the Interrupt Mapping table).

8.1 Non maskable software interrupt

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit. It is serviced according to the flowchart in [Figure 18](#).

8.2 External interrupts

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low-power mode.

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge is latched and the interrupt request automatically cleared upon entering the interrupt service routine.

Caution: The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of a Nanded source (as described in the I/O ports section), a low level on an I/O pin, configured as input with interrupt, masks the interrupt request even in case of rising-edge sensitivity.

8.3 Peripheral interrupts

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by:

- Writing "0" to the corresponding bit in the status register or
- Access to the status register while the flag is set followed by a read or write of an associated register.

Note: The clearing sequence resets the internal latch. A pending interrupt (that is, waiting for being enabled) is therefore lost if the clear sequence is executed.

Figure 18. Interrupt processing flowchart




Table 9. Interrupt mapping

N°	Source block	Description	Register label	Priority order	Exit from Halt	Address vector
-	RESET	Reset	N/A	Highest priority ↓ Lowest priority	yes	FFFEh-FFFFh
-	TRAP	Software interrupt			no	FFFCh-FFFDh
0	AWU	Auto Wakeup interrupt	AWUCSR		yes ⁽¹⁾	FFFAh-FFFBh
1	ei0	External interrupt 0	N/A		yes	FFF8h-FFF9h
2	ei1	External interrupt 1				FFF6h-FFF7h
3 ²⁾	ei2 ⁽²⁾	External interrupt 2 ⁽²⁾				FFF4h-FFF5h
4	-	Not used			no	FFF2h-FFF3h
5	ei3	External interrupt 3			yes	FFF0h-FFF1h
6 ³⁾	ei4 ⁽³⁾	External interrupt 4 ⁽³⁾			no ⁽³⁾	FFEEh-FFEFh
7	SI	AVD interrupt	SICSR		no	FFECCh-FFEDh
8	AT TIMER	AT TIMER output compare interrupt	PWMxCSR or ATCSR		no	FFEAh-FFEBh
9		AT TIMER overflow Interrupt	ATCSR		yes ⁽⁴⁾	FFE8h-FFE9h
10	LITE TIMER	LITE TIMER input capture interrupt	LTCSR	Lowest priority	no	FFE6h-FFE7h
11		LITE TIMER RTC1 interrupt	LTCSR		yes ⁽⁴⁾	FFE4h-FFE5h
12	-	Not used	-		no	FFE2h-FFE3h
13	-	Not used	-		no	FFE0h-FFE1h

1. This interrupt exits the MCU from "Auto Wake-up from Halt" mode only.
2. Whatever the sensitivity configuration, this interrupt cannot exit the MCU from Halt, Active-Halt and AWUFH modes when a falling edge occurs.
3. This interrupt exits the MCU from "Wait" and "Active-Halt" modes only. Moreover IS4[1:0] = 01 is the only safe configuration to avoid spurious interrupt in Halt and AWUFH modes.
4. These interrupts exit the MCU from "Active-Halt" mode only.

8.3.1 External interrupt control register 1 (EICR1)

Reset value: 0000 0000 (00h)

7							0
0	0	IS21	IS20	IS11	IS10	IS01	IS00
Read/write							

Bits 7:6 = Reserved, must be kept cleared.

Bits 5:4 = **IS2[1:0]** *ei2 sensitivity bits*

These bits define the interrupt sensitivity for ei2 (Port C) according to [Table 10](#).

Bits 3:2 = **IS1[1:0]** *ei1 sensitivity bits*

These bits define the interrupt sensitivity for ei1 (Port B) according to [Table 10](#).

Bits 1:0 = **IS0[1:0]** *ei0 sensitivity bits*

These bits define the interrupt sensitivity for ei0 (Port A) according to [Table 10](#).

- Note:**
- 1 These 8 bits can be written only when the I bit in the CC register is set.
 - 2 Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts. Refer to [Section : External interrupt function](#).
 - 3 Whatever the sensitivity configuration, ei2 cannot exit the MCU from Halt, Active-Halt and AWUFH modes when a falling edge occurs.

Table 10. Interrupt sensitivity bits

ISx1	ISx0	External interrupt sensitivity
0	0	Falling edge & low level
0	1	Rising edge only
1	0	Falling edge only
1	1	Rising and falling edge

8.3.2 External interrupt control register 2 (EICR2)

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	IS41	IS40	IS31	IS30
Read/write							

Bits 7:4 = Reserved

Bits 3:2 = **IS4[1:0]** *ei4 sensitivity*

These bits define the interrupt sensitivity for ei1 according to [Table 10](#).

Bits 1:0 = **IS3[1:0]** *ei3 sensitivity*

These bits define the interrupt sensitivity for ei0 according to [Table 10](#).

- Note:*
- 1 These 8 bits can be written only when the I bit in the CC register is set.
 - 2 Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts. Refer to section [Section : External interrupt function](#).
 - 3 $IS4[1:0] = 01$ is the only safe configuration to avoid spurious interrupt in Halt and AWUFH modes.

8.4 System integrity management (SI)

The system integrity management block contains the low voltage detector (LVD) and Auxiliary Voltage Detector (AVD) functions. It is managed by the SICSR register.

Note: A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to [Section 12.2.1: Illegal opcode reset](#) for further details.

8.4.1 Low voltage detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the V_{DD} supply voltage is below a $V_{IT-(LVD)}$ reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The $V_{IT-(LVD)}$ reference value for a voltage drop is lower than the $V_{IT+(LVD)}$ reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when V_{DD} is below:

- $V_{IT+(LVD)}$ when V_{DD} is rising
- $V_{IT-(LVD)}$ when V_{DD} is falling

The LVD function is illustrated in [Figure 19](#).

The voltage threshold can be configured by option byte to be low, medium or high. See [Section 15.1: Option bytes](#).

Provided the minimum V_{DD} value (guaranteed for the oscillator frequency) is above $V_{IT-(LVD)}$, the MCU can only be in two modes:

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a low voltage detector Reset, the $\overline{RESET}$ pin is held low, thus permitting the MCU to reset other devices.

Note: Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull V_{DD} down to 0V to ensure optimum restart conditions. Refer to circuit example in [Figure 67: RESET pin protection when LVD is disabled](#) and note 4.

The LVD is an optional function which can be selected by option byte. See [Section 15.1: Option bytes](#). It allows the device to be used without any external Reset circuitry. If the LVD is disabled, an external circuitry must be used to ensure a proper power-on reset.

It is recommended to make sure that the V_{DD} supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.

Make sure the right combination of LVD and AVD thresholds is used as LVD and AVD levels are not correlated. Refer to [Section 13.3.2: Operating conditions with low voltage detector \(LVD\)](#) and [Section 13.3.3: Auxiliary voltage detector \(AVD\) thresholds](#) for more details.

Caution: If an LVD reset occurs after a watchdog reset has occurred, the LVD takes the priority and clears the watchdog flag.

Figure 19. Low voltage detector vs reset





Figure 20. Reset and supply management block diagram



8.4.2 Auxiliary voltage detector (AVD)

The voltage detector function (AVD) is based on an analog comparison between a $V_{IT-(AVD)}$ and $V_{IT+(AVD)}$ reference value and the V_{DD} main supply voltage (V_{AVD}). The $V_{IT-(AVD)}$ reference value for falling voltage is lower than the $V_{IT+(AVD)}$ reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

Monitoring the V_{DD} main supply.

The AVD threshold is selected by the AVD[1:0] bits in the AVDTHCR register.


If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the $V_{IT+(AVD)}$ or $V_{IT-(AVD)}$ threshold (AVDF bit is set).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See [Figure 21](#).

The interrupt on the rising edge is used to inform the application that the V_{DD} warning state is over

Note: *Make sure the right combination of LVD and AVD thresholds is used as LVD and AVD levels are not correlated. Refer to [Section 13.3.2: Operating conditions with low voltage detector \(LVD\)](#) and [Section 13.3.3: Auxiliary voltage detector \(AVD\) thresholds](#) for more details.*

Figure 21. Using the AVD to monitor V_{DD}



8.4.3 Low-power modes

Table 11. Description of low-power modes

Mode	Description
Wait	No effect on SI. AVD interrupts cause the device to exit from Wait mode.
Halt	The SICSR register is frozen. The AVD remains active but the AVD interrupt cannot be used to exit from Halt mode.

Interrupts

The AVD interrupt event generates an interrupt if the corresponding enable control bit (AVDIE) is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 12. Description of interrupt events

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
AVD event	AVDF	AVDIE	Yes	No

8.4.4 Register description

System integrity (SI) control/status register (SICSR)

Reset value: 0000 0x00 (0xh)

7							0
0	CR1	CR0	0	0	LVDRF	AVDF	AVDIE
Read/write							

Bit 7 = Reserved, must be kept cleared.

Bits 6:5 = **CR[1:0]** RC oscillator frequency adjustment bits

These bits, as well as CR[9:2] bits in the RCCR register must be written immediately after reset to adjust the RC oscillator frequency and to obtain the required accuracy. Refer to [Section 7.2: Internal RC oscillator adjustment](#).

Bits 4:3 = Reserved, must be kept cleared.

Bit 2 = **LVDRF** LVD reset flag

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared when read. See WDGRF flag description in [Section 11.1: Lite timer \(LT\)](#) for more details. When the LVD is disabled by option byte, the LVDRF bit value is undefined.

Note: *If the selected clock source is one of the two internal ones, and if V_{DD} remains below the selected LVD threshold during less than T_{AWU_RC} (33 μ s typ.), the LVDRF flag cannot be set even if the device is reset by the LVD. If the selected clock source is the external clock (CLKIN), the flag is never set if the reset occurs during Halt mode. In run mode the flag is set only if f_{CLKIN} is greater than 10 MHz.*

Bit 1 = AVDF Voltage Detector flag

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit is set. Refer to [Figure 21](#) for additional details;

- 0: V_{DD} over AVD threshold
1: V_{DD} under AVD threshold

Bit 0 = AVDIE Voltage Detector interrupt enable

This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag is set. The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

- 0: AVD interrupt disabled
1: AVD interrupt enabled

AVD threshold selection register (AVDTHCR)

Reset value: 0000 0011 (03h)

7						0	
CK2	CK1	CK0	0	0	0	AVD1	AVD0
Read/write							

Bits 7:5 = **CK[2:0]** internal RC Prescaler Selection

Refer to [Section 7.2: Internal RC oscillator adjustment](#).

Bits 4:2 = Reserved, must be kept cleared.

Bits 1:0 = **AVD[1:0]** AVD Threshold Selection

These bits are set and cleared by software and set by hardware after a reset. They select the AVD threshold.

Table 13. AVD threshold selection bits

AVD1	AVD0	Functionality
0	0	Low
0	1	Medium
1	0	High
1	1	AVD off

Note:**Application notes**

The LVDRF flag is not cleared when another Reset type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.

In this case, a watchdog reset can be detected by software while an external reset can not.

Table 14. System integrity register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
003Ah	SICSR Reset value	0	1	1	0	0	LVDRF x	AVDF 0	AVDIE 0
003Eh	AVDTHCR Reset value	CK2 0	CK1 0	CK0 0	0	0	0	AVD1 1	AVD2 1

9 Power saving modes

9.1 Introduction


To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see [Figure 22](#)):

- Slow
- Wait (and Slow-Wait)
- Active-halt
- Auto-wakeup from Halt (AWUFH)
- Halt

After a Reset the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency (f_{OSC}).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

Figure 22. Power saving mode transitions



9.2 Slow mode

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f_{CPU}) to the available supply voltage.

Slow mode is controlled by the SMS bit in the MCCSR register which enables or disables Slow mode.

In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked at this lower frequency.

Note: *Slow-Wait mode is activated when entering Wait mode while the device is already in Slow mode.*

Figure 23. Slow mode clock transition



9.3 Wait mode


Wait mode places the MCU in a low power-consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During Wait mode, the I bit of the CC register is cleared, to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU remains in Wait mode until a Reset or an Interrupt occurs, causing it to wake up. Refer to [Figure 24](#) below.

Figure 24. Wait mode flowchart



Note: 1 Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

9.4 Active-halt and Halt modes

Active-Halt and Halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'Halt' instruction. The decision to enter either in Active-Halt or Halt mode is given by the LTCSR/ATCSR register status as shown in the following table:

Table 15. Enabling/disabling Active-halt and Halt modes

LTCSR TBIE bit	ATCSR OVFI bit	ATCSRCK1 bit	ATCSRCK0 bit	Meaning
0	x	x	0	Active-Halt mode disabled
0	0	x	x	
0	1	1	1	
1	x	x	x	Active-Halt mode enabled
x	1	0	1	

9.4.1 Active-halt mode

Active-halt mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'Halt' instruction when active halt mode is enabled.

The MCU can exit Active-halt mode on reception of a Lite Timer / AT Timer interrupt or a Reset.

- When exiting Active-halt mode by means of a Reset, a 256 or 512 CPU cycle delay occurs. After the start up delay, the CPU resumes operation by fetching the reset vector which woke it up (see [Figure 26](#)).
- When exiting Active-Halt mode by means of an interrupt, the CPU immediately resumes operation by servicing the interrupt vector which woke it up (see [Figure 26](#)).

When entering Active-Halt mode, the I bit in the CC register is cleared to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Active-halt mode, only the main oscillator and the selected timer counter (LT/AT) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

Caution: As soon as Active-halt is enabled, executing a HALT instruction while the Watchdog is active does not generate a Reset if the WDGHalt bit is reset. This means that the device cannot spend more than a defined delay in this power saving mode.

Figure 25. Active-halt timing overview





Figure 26. Active-halt mode flowchart



1. This delay occurs only if the MCU exits Active-Halt mode by means of a Reset.
2. Peripherals clocked with an external clock source can still be active.
3. Only the Lite Timer RTC and AT Timer interrupts can exit the MCU from Active-halt mode.
4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

9.4.2 Halt mode

The Halt mode is the lowest power consumption mode of the MCU. It is entered by executing the 'Halt' instruction when active halt mode is disabled.

The MCU can exit Halt mode on reception of either a specific interrupt (see [Table 9: Interrupt mapping](#)) or a Reset. When exiting Halt mode by means of a Reset or an interrupt, the main oscillator is immediately turned on and the 256 or 512 CPU cycle delay is used to stabilize it. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see [Figure 28](#)).

When entering Halt mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes immediately.

In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with Halt mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a watchdog Reset (see [Section 15.1: Option bytes](#) for more details).

Figure 27. Halt timing overview





Figure 28. Halt mode flowchart



1. WDGHALT is an option bit. See option byte section for more details.
2. Peripheral clocked with an external clock source can still be active.
3. Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to [Table 9: Interrupt mapping](#) for more details.
4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.
5. The CPU clock must be switched to 1 MHz (RC/8) or AWU RC before entering Halt mode.

Halt mode recommendations


- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as “Input Pull-up with Interrupt” before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the I bit in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wakeup event (reset or external interrupt).

9.5 Auto-wakeup from Halt mode

Auto-wake up from Halt (AWUFH) mode is similar to Halt mode with the addition of a specific internal RC oscillator for wakeup (Auto-wakeup from Halt oscillator) which replaces the main clock which was active before entering Halt mode. Compared to Active-halt mode, AWUFH has lower power consumption (the main clock is not kept running), but there is no accurate realtime clock available.

It is entered by executing the HALT instruction when the AWUEN bit in the AWUCSR register has been set.

Figure 29. AWUFH mode block diagram



As soon as Halt mode is entered, and if the AWUEN bit has been set in the AWUCSR register, the AWU RC oscillator provides a clock signal (f_{AWU_RC}). Its frequency is divided by a fixed divider and a programmable prescaler controlled by the AWUPR register. The output of this prescaler provides the delay time. When the delay has elapsed, the following actions are performed:

- the AWUF flag is set by hardware,
- an interrupt wakes-up the MCU from Halt mode,
- the main oscillator is immediately turned on and the 256 or 512 CPU cycle delay is used to stabilize it.

After this start-up delay, the CPU resumes operation by servicing the AWUFH interrupt. The AWU flag and its associated interrupt are cleared by software reading the AWUCSR register.

To compensate for any frequency dispersion of the AWU RC oscillator, it can be calibrated by measuring the clock frequency f_{AWU_RC} and then calculating the right prescaler value. Measurement mode is enabled by setting the AWUM bit in the AWUCSR register in Run mode. This connects f_{AWU_RC} to the input capture of the 8-bit lite timer, allowing the f_{AWU_RC} to be measured using the main oscillator clock as a reference timebase.

Similarities with Halt mode

The following AWUFH mode behaviour is the same as normal Halt mode:

- The MCU can exit AWUFH mode by means of any interrupt with exit from Halt capability or a reset (see [Section 9.4: Active-halt and Halt modes](#)).
- When entering AWUFH mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.
- In AWUFH mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. None of the peripherals are clocked except those which get their clock supply from another clock generator (such as an external or auxiliary oscillator like the AWU oscillator).
- The compatibility of watchdog operation with AWUFH mode is configured by the WDGHALT option bit in the option byte. Depending on this setting, the HALT instruction when executed while the watchdog system is enabled, can generate a watchdog Reset.

Figure 30. AWUF Halt timing diagram





Figure 31. AWUFH mode flowchart



1. WDGHALT is an option bit. See option byte section for more details.
2. Peripheral clocked with an external clock source can still be active.
3. Only an AWUFH interrupt and some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to [Table 9: Interrupt mapping](#) for more details.
4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

9.5.1 Register description

AWUFH control/status register (AWUCSR)

Reset value: 0000 0000 (00h)

7					0		
0	0	0	0	0	AWUF	AWUM	AWUEN
Read/Write							

Bits 7:3 = Reserved

Bit 2 = AWUF Auto Wake Up flag

This bit is set by hardware when the AWU module generates an interrupt and cleared by software on reading AWUCSR. Writing to this bit does not change its value.

- 0: No AWU interrupt occurred
1: AWU interrupt occurred

Bit 1 = AWUM Auto Wake Up Measurement bit

This bit enables the AWU RC oscillator and connects its output to the input capture of the 8-bit Lite timer. This allows the timer to be used to measure the AWU RC oscillator dispersion and then compensate this dispersion by providing the right value in the AWUPRE register.

- 0: Measurement disabled
1: Measurement enabled

Bit 0 = AWUEN Auto Wake Up From Halt Enabled bit

This bit enables the Auto Wake Up From Halt feature: once Halt mode is entered, the AWUFH wakes up the microcontroller after a time delay dependent on the AWU prescaler value. It is set and cleared by software.

- 0: AWUFH (Auto Wake Up From Halt) mode disabled
1: AWUFH (Auto Wake Up From Halt) mode enabled

Note: Whatever the clock source, this bit should be set to enable the AWUFH mode once the HALT instruction has been executed.

AWUFH prescaler register (AWUPR)

Reset value: 1111 1111 (FFh)

7							0
AWUPR7	AWUPR6	AWUPR5	AWUPR4	AWUPR3	AWUPR2	AWUPR1	AWUPR0
Read/Write							

Bits 7:0= **AWUPR[7:0]** Auto wakeup prescaler

These 8 bits define the AWUPR Dividing factor (see [Table 16](#)).

Table 16. Configuring the dividing factor

AWUPR[7:0]	Dividing factor
00h	Forbidden
01h	1
...	...
FEh	254
FFh	255

In AWU mode, the time during which the MCU stays in Halt mode, t_{AWU} , is given by the equation below. See also [Figure 30 on page 60](#).

$$t_{AWU} = 64 \times AWUPR \times \frac{1}{f_{AWURC}} + t_{RCSTRT}$$

The AWUPR prescaler register can be programmed to modify the time during which the MCU stays in Halt mode before waking up automatically.

Note: If 00h is written to AWUPR, depending on the product, an interrupt is generated immediately after a HALT instruction, or the AWUPR remains unchanged.

Table 17. AWU register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0049h	AWUPR Reset value	AWUPR7 1	AWUPR6 1	AWUPR5 1	AWUPR4 1	AWUPR3 1	AWUPR2 1	AWUPR1 1	AWUPR0 1
004Ah	AWUCSR Reset value	0	0	0	0	0	AWUF	AWUM	AWUEN

10 I/O ports

10.1 Introduction

The I/O port offers different functional modes:

- transfer of data through digital inputs and outputs

and for specific pins:

- external interrupt generation
- alternate signal input/output for the on-chip peripherals.

An I/O port contains up to 6 pins. Each pin (except PA3/RESET) can be programmed independently as digital input (with or without interrupt generation) or digital output.

10.2 Functional description

Each port has 2 main registers:

- Data register (DR)
- Data direction register (DDR)

and one optional register:

- Option register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, (for specific ports which do not provide this register refer to the I/O Port Implementation section). The generic I/O block diagram is shown in [Figure 32](#).

10.2.1 Input modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

- Note:*
- 1 Writing the DR register modifies the latch value but does not affect the pin status.
 - 2 PA3 cannot be configured as input.

External interrupt function

When an I/O is configured as Input with Interrupt, an event on this I/O can generate an external interrupt request to the CPU.

Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see pinout description and interrupt section). If several I/O interrupt pins on the same interrupt vector are selected simultaneously, they are logically combined. For this reason if one of the interrupt pins is tied low, it may mask the others.

External interrupts are hardware interrupts. Fetching the corresponding interrupt vector automatically clears the request latch. Changing the sensitivity of a particular external interrupt clears this pending interrupt. This can be used to clear unwanted pending interrupts.

Spurious interrupts

When enabling/disabling an external interrupt by setting/resetting the related OR register bit, a spurious interrupt is generated if the pin level is low and its edge sensitivity includes falling/rising edge. This is due to the edge detector input which is switched to '1' when the external interrupt is disabled by the OR register.

To avoid this unwanted interrupt, a "safe" edge sensitivity (rising edge for enabling and falling edge for disabling) has to be selected before changing the OR register bit and configuring the appropriate sensitivity again.

Caution: In case a pin level change occurs during these operations (asynchronous signal input), as interrupts are generated according to the current sensitivity, it is advised to disable all interrupts before and to reenale them after the complete previous sequence in order to avoid an external interrupt occurring on the unwanted edge.

This corresponds to the following steps:

1. To enable an external interrupt:
 - a) set the interrupt mask with the SIM instruction (in cases where a pin level change could occur)
 - b) select rising edge
 - c) enable the external interrupt through the OR register
 - d) select the desired sensitivity if different from rising edge
 - e) reset the interrupt mask with the RIM instruction (in cases where a pin level change could occur)
2. To disable an external interrupt:
 - a) set the interrupt mask with the SIM instruction SIM (in cases where a pin level change could occur)
 - b) select falling edge
 - c) disable the external interrupt through the OR register
 - d) select rising edge

10.2.2 Output modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: Output push-pull and open-drain.

Table 18. DR value and output pin status

DR	Push-pull	Open-drain
0	V _{SS}	V _{SS}
1	V _{DD}	Floating

Note: When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the port is configured as an output.

10.2.3 Alternate functions

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming under the following conditions:

- When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).
- When the signal is going to an on-chip peripheral, the I/O pin must be configured in floating input mode. In this case, the pin state is also digitally readable by addressing the DR register.

Note: Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input.
When an on-chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.

Figure 32. I/O port general block diagram





Table 19. I/O port mode options⁽¹⁾

Configuration mode		Pull-up	P-buffer	Diodes	
				to V _{DD}	to V _{SS}
Input	Floating with/without interrupt	Off	Off	On	On
	Pull-up with/without interrupt	On			
Output	Push-pull	Off	On	On	On
	Open drain (logic level)		Off		

1. Off means implemented not activated, On means implemented and activated.

Table 20. I/O port configurations



1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register reads the alternate function output status.
2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

Caution: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

10.2.4 Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

Caution: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

10.3 Unused I/O pins

Unused I/O pins must be connected to fixed voltage levels. Refer to [Section 13.8: I/O port pin characteristics](#).

10.4 Low-power modes

Table 21. Effect of low-power modes on I/O ports

Mode	Description
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait mode.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

10.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

Table 22. Description of interrupt events


Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes

10.6 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in [Figure 33](#). Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 33. Interrupt I/O port state transitions



The I/O port register configurations are summarised in the following table:

Table 23. Port configuration

Port	Pin name	Input (DDR=0)		Output (DDR=1)	
		OR = 0	OR = 1	OR = 0	OR = 1
Port A	PA0:2, PA4:5 ⁽¹⁾	floating	pull-up interrupt ⁽¹⁾	open drain	push-pull
	PA3 ⁽²⁾	-	-	open drain	push-pull

1. IS4[1:0] = 01 is the only safe configuration to avoid spurious interrupt in Halt and AWUFH modes. Refer to EICR2 description on [Section 8.3.2: External interrupt control register 2 \(EICR2\)](#).
2. After reset, to configure PA3 as a general purpose output, the application has to program the MUXCR0 and MUXCR1 registers. See [Section 7.5: Register description](#).

Table 24. I/O port register map and reset values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0000h	PADR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
0001h	PADDR Reset value	MSB 0	0	0	0	1	0	0	LSB 0
0002h	PAOR Reset value	MSB 0	0	0	0	0	0	1	LSB 0

11 On-chip peripherals

11.1 Lite timer (LT)


11.1.1 Introduction

The Lite Timer can be used for general-purpose timing functions. It is based on a free-running 13-bit upcounter with two software-selectable timebase periods, an 8-bit input capture register and watchdog function.

11.1.2 Main features

- Real-time clock
 - 13-bit upcounter
 - 1 ms or 2 ms timebase period (@ 8 MHz f_{OSC})
 - Maskable timebase interrupt
- Input capture
 - 8-bit input capture register (LTICR)
 - Maskable interrupt with wakeup from Halt mode capability
- Watchdog
 - Enabled by hardware or software (configurable by option byte)
 - Optional reset on HALT instruction (configurable by option byte)
 - Automatically resets the device unless disable bit is refreshed
 - Software reset (forced watchdog reset)
 - Watchdog reset status flag

Figure 34. Lite timer block diagram



11.1.3 Functional description

The value of the 13-bit counter cannot be read or written by software. After an MCU reset, it starts incrementing from 0 at a frequency of f_{OSC} . A counter overflow event occurs when the counter rolls over from 1F39h to 00h. If $f_{OSC} = 8\text{ MHz}$, then the time period between two counter overflow events is 1 ms. This period can be doubled by setting the TB bit in the LTCSR register.

When the timer overflows, the TBF bit is set by hardware and an interrupt request is generated if the TBIE is set. The TBF bit is cleared by software reading the LTCSR register.

Watchdog

The watchdog is enabled using the WDGE bit. The normal Watchdog timeout is 2ms (@ $f_{osc} = 8\text{ MHz}$), after which it then generates a reset.

To prevent this watchdog reset occurring, software must set the WDGD bit. The WDGD bit is cleared by hardware after t_{WDG} . This means that software must write to the WDGD bit at regular intervals to prevent a watchdog reset occurring. Refer to [Figure 35](#).

If the watchdog is not enabled immediately after reset, the first watchdog timeout is shorter than 2ms, because this period is counted starting from reset. Moreover, if a 2ms period has already elapsed after the last MCU reset, the watchdog reset takes place as soon as the WDGE bit is set. For these reasons, it is recommended to enable the Watchdog immediately after reset or else to set the WDGD bit before the WDGE bit so a watchdog reset does not occur for at least 2 ms.

Note: Software can use the timebase feature to set the WDGD bit at 1 or 2 ms intervals.

A Watchdog reset can be forced at any time by setting the WDGRF bit. To generate a forced watchdog reset, first watchdog has to be activated by setting the WDGE bit and then the WDGRF bit has to be set.

The WDGRF bit also acts as a flag, indicating that the Watchdog was the source of the reset. It is automatically cleared after it has been read.

Caution: When the WDGRF bit is set, software must clear it, otherwise the next time the watchdog is enabled (by hardware or software), the microcontroller is immediately reset.

11.1.4 Hardware watchdog option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGE bit in the LTCSR is not used.

Refer to the option byte description in the "device configuration and ordering information" section.

Using Halt mode with the watchdog (option)


If the Watchdog reset on Halt option is not selected by option byte, the Halt mode can be used when the watchdog is enabled.

In this case, the HALT instruction stops the oscillator. When the oscillator is stopped, the Lite Timer stops counting and is no longer able to generate a Watchdog reset until the microcontroller receives an external interrupt or a reset.

If an external interrupt is received, the WDG restarts counting after 256 or 512 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state).

If Halt mode with Watchdog is enabled by option byte (No watchdog reset on HALT instruction), it is recommended before executing the HALT instruction to refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

Figure 35. Watchdog timing diagram



Input capture

The 8-bit input capture register is used to latch the free-running upcounter after a rising or falling edge is detected on the LTIC pin. When an input capture occurs, the ICF bit is set and the LTICR register contains the MSB of the free-running upcounter. An interrupt is generated if the ICIE bit is set. The ICF bit is cleared by reading the LTICR register.

The LTICR is a read only register and always contains the data from the last input capture. Input capture is inhibited if the ICF bit is set.

11.1.5 Low-power modes

Table 25. Description of low-power modes

Mode	Description
Wait	No effect on Lite timer
Active-Halt	No effect on Lite timer
Halt	Lite timer stops counting

11.1.6 Interrupts


Table 26. Interrupt events

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt	Exit from Active-Halt
Timebase Event	TBF	TBIE	Yes	No	Yes
IC Event	ICF	ICIE	Yes	No	No

Note: The TBF and ICF interrupt events are connected to separate interrupt vectors (see Interrupts chapter).

They generate an interrupt if the enable bit is set in the LTCSR register and the interrupt mask in the CC register is reset (RIM instruction).

Figure 36. Input capture timing diagram



11.1.7 Register description

Lite timer control/status register (LTCSR)

Reset Value: 0000 0x00 (0xh)

7							0
ICIE	ICF	TB	TBIE	TBF	WDGR	WDGE	WDGD
Read / Write							

Bit 7 = **ICIE** *Interrupt Enable*.

This bit is set and cleared by software.

0: Input Capture (IC) interrupt disabled

1: Input Capture (IC) interrupt enabled

Bit 6 = **ICF** *Input Capture Flag*.

This bit is set by hardware and cleared by software by reading the LTICR register.

Writing to this bit does not change the bit value.

0: No input capture

1: An input capture has occurred

Note: After an MCU reset, software must initialise the ICF bit by reading the LTICR register

Bit 5 = **TB** *Timebase period selection*.

This bit is set and cleared by software.

0: Timebase period = $t_{OSC} * 8000$ (1 ms @ 8 MHz)

1: Timebase period = $t_{OSC} * 16000$ (2 ms @ 8 MHz)

Bit 4 = **TBIE** *Timebase Interrupt enable*.

This bit is set and cleared by software.

0: Timebase (TB) interrupt disabled

1: Timebase (TB) interrupt enabled

Bit 3 = **TBF** *Timebase Interrupt Flag*.

This bit is set by hardware and cleared by software reading the LTCSR register. Writing to this bit has no effect.

0: No counter overflow

1: A counter overflow has occurred

Bit 2 = **WDGRF** *Force Reset/ Reset Status Flag*

This bit is used in two ways: it is set by software to force a watchdog reset. It is set by hardware when a watchdog reset occurs and cleared by hardware or by software. It is cleared by hardware only when an LVD reset occurs. It can be cleared by software after a read access to the LTCSR register.

0: No watchdog reset occurred.

1: Force a watchdog reset (write), or, a watchdog reset occurred (read).

Bit 1 = **WDGE** *Watchdog Enable*

This bit is set and cleared by software.

0: Watchdog disabled

1: Watchdog enabled

Bit 0 = **WDGD** *Watchdog Reset Delay*

This bit is set by software. It is cleared by hardware at the end of each t_{WDG} period.

0: Watchdog reset not delayed

1: Watchdog reset delayed

Lite Timer Input Capture register (LTICR)

Reset value: 0000 0000 (00h)

7							0
ICR7	ICR6	ICR5	ICR4	ICR3	ICR2	ICR1	ICR0
Read only							

Bits 7:0 = **ICR[7:0]** *Input capture value*

These bits are read by software and cleared by hardware after a reset. If the ICF bit in the LTCSR is cleared, the value of the 8-bit up-counter is captured when a rising or falling edge occurs on the LTIC pin.

Table 27. Lite timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0B	LTCSR Reset value	ICIE 0	ICF 0	TB 0	TBIE 0	TBF 0	WDGRF x	WDGE 0	WDGD 0
0C	LTICR Reset value	ICR7 0	ICR6 0	ICR5 0	ICR4 0	ICR3 0	ICR2 0	ICR1 0	ICR0 0

11.2 12-bit autoreload timer (AT)


11.2.1 Introduction

The 12-bit Autoreload Timer can be used for general-purpose timing functions. It is based on a free-running 12-bit upcounter with a PWM output channel.

11.2.2 Main features

- 12-bit upcounter with 12-bit autoreload register (ATR)
- Maskable overflow interrupt
- PWM signal generator
- Frequency range 2 kHz - 4 MHz (@ 8 MHz f_{CPU})
 - Programmable duty-cycle
 - Polarity control
 - Maskable compare interrupt
- Output compare function

Figure 37. Block diagram



11.2.3 Functional description

PWM mode

This mode allows a pulse width modulated signals to be generated on the PWM0 output pin with minimum core processing overhead. The PWM0 output signal can be enabled or disabled using the OE0 bit in the PWMCR register. When this bit is set the PWM I/O pin is configured as output push-pull alternate function.

Note: CMPF0 is available in PWM mode (see [Section : PWM0 control/status register \(PWM0CSR\)](#)).

PWM frequency and duty cycle

The PWM signal frequency (f_{PWM}) is controlled by the counter period and the ATR register value.

$$f_{\text{PWM}} = f_{\text{COUNTER}} / (4096 - \text{ATR})$$

Following the above formula, if f_{CPU} is 8 MHz, the maximum value of f_{PWM} is 4 MHz (ATR register value = 4094), and the minimum value is 2 kHz (ATR register value = 0).

Note: *The maximum value of ATR is 4094 because it must be lower than the DCR value which must be 4095 in this case.*

At reset, the counter starts counting from 0.

Software must write the duty cycle value in the DCR0H and DCR0L preload registers. The DCR0H register must be written first. See caution below.

When a upcounter overflow occurs (OVF event), the ATR value is loaded in the upcounter, the preloaded Duty cycle value is transferred to the Duty Cycle register and the PWM0 signal is set to a high level. When the upcounter matches the DCRx value the PWM0 signals is set to a low level. To obtain a signal on the PWM0 pin, the contents of the DCR0 register must be greater than the contents of the ATR register.

The polarity bit can be used to invert the output signal.

The maximum available resolution for the PWM0 duty cycle is:

$$\text{Resolution} = 1 / (4096 - \text{ATR})$$

Note: *To get the maximum resolution (1/4096), the ATR register must be 0. With this maximum resolution and assuming that DCR=ATR, a 0% or 100% duty cycle can be obtained by changing the polarity.*

Caution: As soon as the DCR0H is written, the compare function is disabled and starts only when the DCR0L value is written. If the DCR0H write occurs just before the compare event, the signal on the PWM output may not be set to a low level. In this case, the DCRx register should be updated just after an OVF event. If the DCR and ATR values are close, then the DCRx register should be updated just before an OVF event, in order not to miss a compare event and to have the right signal applied on the PWM output.

Figure 38. PWM function





Figure 39. PWM signal example



Output compare mode

To use this function, the OE bit must be 0, otherwise the compare is done with the shadow register instead of the DCRx register. Software must then write a 12-bit value in the DCR0H and DCR0L registers. This value is loaded immediately (without waiting for an OVF event).

The DCR0H must be written first, the output compare function starts only when the DCR0L value is written.

When the 12-bit upcounter (CNTR) reaches the value stored in the DCR0H and DCR0L registers, the CMPF0 bit in the PWM0CSR register is set and an interrupt request is generated if the CMPIE bit is set.

Note: The output compare function is only available for DCRx values other than 0 (reset value).

Caution: At each OVF event, the DCRx value is written in a shadow register, even if the DCR0L value has not yet been written (in this case, the shadow register contains the new DCR0H value and the old DCR0L value), then:

- If OE=1 (PWM mode): the compare is done between the timer counter and the shadow register (and not DCRx)
- if OE=0 (OCMP mode): the compare is done between the timer counter and DCRx. There is no PWM signal.

The compare between DCRx or the shadow register and the timer counter is locked until DCR0L is written.

11.2.4 Low-power modes

Table 28. Description of low-power modes

Mode	Description
Slow	The input frequency is divided by 32
Wait	No effect on AT timer
Active-halt	AT timer halted except if CK0=1, CK1=0 and OVFI=1
Halt	AT timer halted

11.2.5 Interrupts

Table 29. Interrupt events

Interrupt event ⁽¹⁾	Event flag	Enable control bit	Exit from Wait	Exit from Halt	Exit from Active-halt
Overflow Event	OVF	OVFI	Yes	No	Yes ⁽²⁾
CMP Event	CMPFx	CMPI	Yes	No	No

1. The interrupt events are connected to separate interrupt vectors (see Interrupts chapter). They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC register is reset (RIM instruction).

2. Only if CK0=1 and CK1=0

11.2.6 Register description

Timer control status register (ATCSR)

Reset value: 0000 0000 (00h)

7							0
0	0	0	CK1	CK0	OVF	OVFI	CMPI
Read/write							

Bits 7:5 = Reserved, must be kept cleared.

Bits 4:3 = **CK[1:0]** Counter Clock Selection.

These bits are set and cleared by software and cleared by hardware after a reset. They select the clock frequency of the counter.

Table 30. Counter clock selection

Counter clock selection	CK1	CK0
OFF	0	0
f_{TIMER} (1 ms timebase @ 8 MHz)	0	1
f_{CPU}	1	0
Reserved	1	1

Bit 2 = **OVF** *Overflow flag*.

This bit is set by hardware and cleared by software by reading the ATCSR register. It indicates the transition of the counter from FFFh to ATR value.

0: No counter overflow occurred

1: Counter overflow occurred

Caution: When set, the OVF bit stays high for 1 f_{COUNTER} cycle (up to 1ms depending on the clock selection) after it has been cleared by software.

Bit 1 = **OVFIE** *Overflow interrupt enable*.

This bit is read/write by software and cleared by hardware after a reset.

0: OVF interrupt disabled

1: OVF interrupt enabled

Bit 0 = **CMPIE** *Compare interrupt enable*.

This bit is read/write by software and clear by hardware after a reset. It allows to mask the interrupt generation when CMPF bit is set.

0: CMPF interrupt disabled

1: CMPF interrupt enabled

Counter register high (CNTRH)

Reset Value: 0000 0000 (00h)

15							8
0	0	0	0	CN11	CN10	CN9	CN8
Read only							

Counter register low (CNTRL)

Reset Value: 0000 0000 (00h)

7							0
CN7	CN6	CN5	CN4	CN3	CN2	CN1	CN0
Read only							

Bits 15:12 = Reserved, must be kept cleared.

Bits 11:0 = **CNTR[11:0]** *Counter Value*.

This 12-bit register is read by software and cleared by hardware after a reset. The counter is incremented continuously as soon as a counter clock is selected. To obtain the 12-bit value, software should read the counter value in two consecutive read operations. As there is no latch, it is recommended to read LSB first. In this case, CNTRH can be incremented between the two read operations and to have an accurate result when $f_{\text{timer}} = f_{\text{CPU}}$, special care must be taken when CNTRL values close to FFh are read.

When a counter overflow occurs, the counter restarts from the value specified in the ATR register.

Auto reload register (ATRH)

Reset value: 0000 0000 (00h)

15							8
0	0	0	0	ATR11	ATR10	ATR9	ATR8
Read/Write							

Auto reload register (ATRL)

Reset value: 0000 0000 (00h)

7							0
ATR7	ATR6	ATR5	ATR4	ATR3	ATR2	ATR1	ATR0
Read/Write							

Bits 15:12 = Reserved, must be kept cleared.

Bits 11:0 = **ATR[11:0]** *Autoreload Register*.

This is a 12-bit register which is written by software. The ATR register value is automatically loaded into the upcounter when an overflow occurs. The register value is used to set the PWM frequency.

PWM0 duty cycle register high (DCR0H)

Reset value: 0000 0000 (00h)

15							8
0	0	0	0	DCR11	DCR10	DCR9	DCR8
Read/Write							

PWM0 duty cycle register low (DCR0L)

Reset Value: 0000 0000 (00h)

7							0
DCR7	DCR6	DCR5	DCR4	DCR3	DCR2	DCR1	DCR0
Read/Write							

Bits 15:12 = Reserved, must be kept cleared.

Bits 11:0 = **DCR[11:0]** *PWMx duty cycle value*

This 12-bit value is written by software. The high register must be written first.

In PWM mode (OE0=1 in the PWMCR register) the DCR[11:0] bits define the duty cycle of the PWM0 output signal (see [Figure 38](#)). In Output Compare mode, (OE0=0 in the PWMCR register) they define the value to be compared with the 12-bit upcounter value.

PWM0 control/status register (PWM0CSR)

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	OP0	CMPF0
Read/Write							

Bit 7:2 = Reserved, must be kept cleared.

Bit 1 = **OP0** PWM0 output polarity.

This bit is read/write by software and cleared by hardware after a reset. This bit selects the polarity of the PWM0 signal.

0: The PWM0 signal is not inverted.

1: The PWM0 signal is inverted.

Bit 0 = **CMPF0** PWM0 Compare Flag.

This bit is set by hardware and cleared by software by reading the PWM0CSR register. It indicates that the upcounter value matches the DCR0 register value.

0: Upcounter value does not match DCR value.

1: Upcounter value matches DCR value.

PWM output control register (PWMCR)

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	OE0
Read/Write							

Bits 7:1 = Reserved, must be kept cleared.

Bit 0 = **OE0** PWM0 Output enable.

This bit is set and cleared by software.

0: PWM0 output Alternate Function disabled (I/O pin free for general purpose I/O)

1: PWM0 output enabled

Table 31. Register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0D	ATCSR Reset value	0	0	0	CK1 0	CK0 0	OVF 0	OVFIE 0	CMPIE 0
0E	CNTRH Reset Value	0	0	0	0	CN11 0	CN10 0	CN9 0	CN8 0
0F	CNTRL Reset value	CN7 0	CN6 0	CN5 0	CN4 0	CN3 0	CN2 0	CN1 0	CN0 0
10	ATRH Reset Value	0	0	0	0	ATR11 0	ATR10 0	ATR9 0	ATR8 0

Table 31. Register map and reset values (continued)

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
11	ATRL Reset Value	ATR7 0	ATR6 0	ATR5 0	ATR4 0	ATR3 0	ATR2 0	ATR1 0	ATR0 0
12	PWMCR Reset Value	0	0	0	0	0	0	0	OE0 0
13	PWM0CSR Reset Value	0	0	0	0	0	0	OP 0	CMPF0 0
17	DCR0H Reset Value	0	0	0	0	DCR11 0	DCR10 0	DCR9 0	DCR8 0
18	DCR0L Reset Value	DCR7 0	DCR6 0	DCR5 0	DCR4 0	DCR3 0	DCR2 0	DCR1 0	DCR0 0

11.3 10-bit A/D converter (ADC)

11.3.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 5 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 5 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

11.3.2 Main features

- 10-bit conversion
- Up to 5 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in [Figure 40](#).


11.3.3 Functional description

Analog power supply

V_{DD} and V_{SS} are the high and low level reference voltage pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

Figure 40. ADC block diagram



Digital A/D conversion result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than V_{DD} (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage (V_{AIN}) is lower than V_{SS} (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, there is a loss of accuracy due to leakage and sampling not being completed in the allotted time.

A/D conversion phases

The A/D conversion is based on two conversion phases:

1. Sample capacitor loading [duration: t_{SAMPLE}]
During this phase, the V_{AIN} input voltage to be measured is loaded into the C_{ADC} sample capacitor.
2. A/D conversion [duration: t_{HOLD}]
During this phase, the A/D conversion is computed (8 successive approximations cycles) and the C_{ADC} sample capacitor is disconnected from the analog input pin to get the optimum analog to digital conversion accuracy.

The total conversion time:

$$t_{\text{CONV}} = t_{\text{SAMPLE}} + t_{\text{HOLD}}$$

While the ADC is on, these two phases are continuously repeated.

At the end of each conversion, the sample capacitor is kept loaded with the previous measurement load. The advantage of this behaviour is that it minimizes the current consumption on the analog pin in case of single input channel measurement.

A/D conversion

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the “I/O ports” chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

- Select the CS[2:0] bits to assign the analog channel to convert.

ADC conversion mode

In the ADCCSR register:

Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH or a write to any bit of the ADCCSR register resets the EOC bit.

To read the 10 bits, perform the following steps:

1. Poll EOC bit
2. Read ADCDRL
3. Read ADCDRH. This clears EOC automatically.

To read only 8 bits, perform the following steps:

1. Poll EOC bit
2. Read ADCDRH. This clears EOC automatically.

Changing the conversion channel

The application can change channels during conversion.

When software modifies the CH[2:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

11.3.4 Low-power modes

Note: The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Table 32. Effect of low-power modes

Mode	Description
Wait	No effect on A/D Converter
Halt	A/D Converter disabled. After wakeup from Halt mode, the A/D Converter requires a stabilization time t_{STAB} (see Electrical Characteristics) before accurate conversions can be performed.

11.3.5 Interrupts

None.

11.3.6 Register description

ADC Control/status register (ADCCSR)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	0	0	CH2	CH1	CH0
Read/Write (Except bit 7 read only)							

Bit 7 = **EOC** *End of conversion*

This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register.

0: Conversion is not complete

1: Conversion complete

Bit 6 = **SPEED** *ADC clock selection*

This bit is set and cleared by software. It is used together with the SLOW bit to configure the ADC clock speed. Refer to the table in the SLOW bit description.

Bit 5 = **ADON** *A/D converter on*

This bit is set and cleared by software.

0: A/D converter is switched off

1: A/D converter is switched on

Bits 4:3 = **Reserved**. Must be kept cleared.

Bits 2:0 = **CH[2:0]** *Channel Selection*

These bits are set and cleared by software. They select the analog input to convert.

Table 33. Channel selection

Channel pin	CH2	CH1	CH0
AIN0	0	0	0
AIN1	0	0	1
AIN2	0	1	0
AIN3	0	1	1
AIN4	1	0	0

Note: A write to the ADCCSR register (with ADON set) aborts the current conversion, resets the EOC bit and starts a new conversion.

ADC data register high (ADCDRH)

Reset value: 0000 0000 (00h)

7							0
D9	D8	D7	D6	D5	D4	D3	D2
Read only							

ADC Control/data register Low (ADCDRL)

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	SLOW	0	D1	D0
Read/write							

Bits 7:5 = **Reserved**. Forced by hardware to 0.

Bit 4 = **Reserved**. Forced by hardware to 0.

Bit 3 = **SLOW** *Slow mode*

This bit is set and cleared by software. It is used together with the SPEED bit to configure the ADC clock speed as shown on the table below.

Table 34. Configuring the ADC clock speed

f_{ADC}	SLOW	SPEED
$f_{\text{CPU}}/2$	0	0
f_{CPU}	0	1
$f_{\text{CPU}}/4$	1	x

Bit 2 = Reserved. Forced by hardware to 0.

Bits 1:0 = **D[1:0]** *LSB of analog converted value*

Table 35. ADC register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0034h	ADCCSR Reset value	EOC 0	SPEED 0	ADON 0	0 0	0 0	CH2 0	CH1 0	CH0 0
0035h	ADCDRH Reset value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0036h	ADCDRL Reset value	0 0	0 0	0 0	0 0	SLOW 0	0 0	D1 0	D0 0

12 Instruction set

12.1 ST7 addressing modes

The ST7 Core features 17 different addressing modes which can be classified in seven main groups:

Table 36. Description of addressing modes

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The ST7 instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two submodes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

Table 37. ST7 addressing mode overview

Mode			Syntax	Destination/ source	Pointer address	Pointer	Length (Bytes)
Inherent	-	-	nop	-	-	-	+ 0
Immediate	-	-	ld A,#\$55	-	-	-	+ 1
Short	Direct	-	ld A,\$10	00..FF	-	-	+ 1
Long	Direct	-	ld A,\$1000	0000..FFFF	-	-	+ 2
No Offset	Direct	Indexed	ld A,(X)	00..FF	-	-	+ 0 (with X register) + 1 (with Y register)
Short	Direct	Indexed	ld A,(\$10,X)	00..1FE	-	-	+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000..FFFF	-	-	+ 2
Short	Indirect	-	ld A,[\$10]	00..FF	00..FF	byte	+ 2
Long	Indirect	-	ld A,[\$10.w]	0000..FFFF	00..FF	word	+ 2

Table 37. ST7 addressing mode overview (continued)

Mode			Syntax	Destination/ source	Pointer address	Pointer	Length (Bytes)
Short	Indirect	Indexed	ld A,([\$10],X)	00..1FE	00..FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000..FFFF	00..FF	word	+ 2
Relative	Direct	-	jrne loop	PC-128/PC+127 ¹⁾	-	-	+ 1
Relative	Indirect	-	jrne [\$10]	PC-128/PC+127 ¹⁾	00..FF	byte	+ 2
Bit	Direct	-	bset \$10,#7	00..FF	-	-	+ 1
Bit	Indirect	-	bset [\$10],#7	00..FF	00..FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00..FF	-	-	+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00..FF	00..FF	byte	+ 3

Note: 1 At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

12.1.1 Inherent mode

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 38. Instructions supporting inherent addressing mode

Inherent instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low-power mode)
HALT	Halt Oscillator (Lowest power mode)
RET	Subroutine return
IRET	Interrupt subroutine return
SIM	Set interrupt mask
RIM	Reset interrupt mask
SCF	Set carry flag
RCF	Reset carry flag
RSP	Reset stack pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 complement

Table 38. Instructions supporting inherent addressing mode (continued)

Inherent instruction	Function
MUL	Byte multiplication
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles

12.1.2 Immediate

Immediate instructions have 2 bytes, the first byte contains the opcode, the second byte contains the operand value.

Table 39. Instructions supporting inherent immediate addressing mode

Immediate instruction	Function
LD	Load
CP	Compare
BCP	Bit compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic operations

12.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

Direct (short) addressing mode

the address is a byte, thus requires only 1 byte after the opcode, but only allows 00 - ff addressing space.

Direct (long) addressing mode

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

12.1.4 Indexed mode (no offset, short, long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three submodes:

Indexed mode (no offset)

There is no offset (no extra byte after the opcode), and allows 00 - FF addressing space.

Indexed mode (short)

The offset is a byte, thus requires only 1 byte after the opcode and allows 00 - 1FE addressing space.

Indexed mode (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

12.1.5 Indirect modes (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

Indirect mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect mode (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

12.1.6 Indirect indexed modes (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two submodes:

Indirect indexed mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect indexed mode (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 40. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

Instructions	Function
Long and short instructions	
LD	Load
CP	Compare
AND, OR, XOR	Logical operations

Table 40. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes (continued)

Instructions	Function
ADC, ADD, SUB, SBC	Arithmetic addition/subtraction operations
BCP	Bit compare
Short instructions only	
CLR	Clear
INC, DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit test and jump operations
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles
CALL, JP	Call or jump subroutine

12.1.7 Relative modes (direct, indirect)

This addressing mode is used to modify the PC register value by adding an 8-bit signed offset to it.

Table 41. Instructions supporting relative modes

Available relative direct/indirect instructions	Function
JRxx	Conditional jump
CALLR	Call relative

The relative addressing mode consists of two submodes:

Relative mode (Direct)

The offset follows the opcode.

Relative mode (Indirect)

The offset is defined in memory, of which the address follows the opcode.

12.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Table 42. ST7 instruction set

Group	Instructions							
Load and Transfer	LD	CLR	-	-	-	-	-	-
Stack operation	PUSH	POP	RSP	-	-	-	-	-
Increment/Decrement	INC	DEC	-	-	-	-	-	-
Compare and tests	CP	TNZ	BCP	-	-	-	-	-
Logical operations	AND	OR	XOR	CPL	NEG	-	-	-
Bit operation	BSET	BRES	-	-	-	-	-	-
Conditional bit test and branch	BTJT	BTJF	-	-	-	-	-	-
Arithmetic operations	ADC	ADD	SUB	SBC	MUL	-	-	-
Shift and rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	-
Unconditional jump or call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional branch	JRxx	-	-	-	-	-	-	-
Interrupt management	TRAP	WFI	HALT	IRET	-	-	-	-
Condition code flag modification	SIM	RIM	SCF	RCF	-	-	-	-

Using a prebyte

The instructions are described with 1 to 4 bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte

PC Opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

12.2.1 Illegal opcode reset

In order to provide enhanced robustness to the device against unexpected behavior, a system of illegal opcode detection is implemented. If a code to be executed does not correspond to any opcode or prebyte value, a reset is generated. This, combined with the Watchdog, allows the detection and recovery from an unexpected fault or interference.

Note: A valid prebyte associated with a valid opcode forming an unauthorized combination does not generate a reset.

Table 43. Illegal opcode detection

Mnemo	Description	Function/example	Dst	Src	H	I	N	Z	C
ADC	Add with carry	$A = A + M + C$	A	M	H	-	N	Z	C
ADD	Addition	$A = A + M$	A	M	H	-	N	Z	C
AND	Logical and	$A = A . M$	A	M	-	-	N	Z	-
BCP	Bit compare A, Memory	tst (A . M)	A	M	-	-	N	Z	-
BRES	Bit Reset	bres Byte, #3	M	-	-	-	-	-	-
BSET	Bit Set	bset Byte, #3	M	-	-	-	-	-	-
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	M	-	-	-	-	-	C
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	M	-	-	-	-	-	C
CALL	Call subroutine	-	-	-	-	-	-	-	-
CALLR	Call subroutine relative	-	-	-	-	-	-	-	-
CLR	Clear	-	reg, M	-	-	-	0	1	-
CP	Arithmetic compare	tst(Reg - M)	reg	M	-	-	N	Z	C
CPL	One Complement	$A = FFH - A$	reg, M	-	-	-	N	Z	1
DEC	Decrement	dec Y	reg, M	-	-	-	N	Z	-
HALT	Halt	-	-	-	-	0	-	-	-
IRET	Interrupt routine return	Pop CC, A, X, PC	-	-	H	I	N	Z	C
INC	Increment	inc X	reg, M	-	-	-	N	Z	-
JP	Absolute jump	jp [TBL.w]	-	-	-	-	-	-	-
JRA	Jump relative always	-	-	-	-	-	-	-	-
JRT	Jump relative	-	-	-	-	-	-	-	-
JRF	Never jump	jrf *	-	-	-	-	-	-	-
JRIH	Jump if ext. interrupt = 1	-	-	-	-	-	-	-	-
JRIL	Jump if ext. interrupt = 0	-	-	-	-	-	-	-	-
JRH	Jump if H = 1	$H = 1 ?$	-	-	-	-	-	-	-
JRNH	Jump if H = 0	$H = 0 ?$	-	-	-	-	-	-	-
JRM	Jump if I = 1	$I = 1 ?$	-	-	-	-	-	-	-
JRNM	Jump if I = 0	$I = 0 ?$	-	-	-	-	-	-	-
JRMI	Jump if N = 1 (minus)	$N = 1 ?$	-	-	-	-	-	-	-

Table 43. Illegal opcode detection (continued)

Mnemo	Description	Function/example	Dst	Src	H	I	N	Z	C
JRPL	Jump if N = 0 (plus)	N = 0 ?	-	-	-	-	-	-	-
JREQ	Jump if Z = 1 (equal)	Z = 1 ?	-	-	-	-	-	-	-
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?	-	-	-	-	-	-	-
JRC	Jump if C = 1	C = 1 ?	-	-	-	-	-	-	-
JRNC	Jump if C = 0	C = 0 ?	-	-	-	-	-	-	-
JRULT	Jump if C = 1	Unsigned <	-	-	-	-	-	-	-
JRUGE	Jump if C = 0	Jmp if unsigned >=	-	-	-	-	-	-	-
JRUGT	Jump if (C + Z = 0)	Unsigned >	-	-	-	-	-	-	-
JRULE	Jump if (C + Z = 1)	Unsigned <=	-	-	-	-	-	-	-
LD	Load	dst <= src	reg, M	M, reg	-	-	N	Z	-
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0	-	-	-	0
NEG	Negate (2's compl)	neg \$10	reg, M	-	-	-	N	Z	C
NOP	No operation	-	-	-	-	-	-	-	-
OR	OR operation	A = A + M	A	M	-	-	N	Z	-
POP	Pop from the stack	pop reg	reg	M	-	-	-	-	-
-	-	pop CC	CC	M	H	I	N	Z	C
PUSH	Push onto the stack	push Y	M	reg, CC	-	-	-	-	-
RCF	Reset carry flag	C = 0	-	-	-	-	-	-	0
RET	Subroutine return	-	-	-	-	-	-	-	-
RIM	Enable Interrupts	I = 0	-	-	-	0	-	-	-
RLC	Rotate left true C	C <= Dst <= C	reg, M	-	-	-	N	Z	C
RRC	Rotate right true C	C => Dst => C	reg, M	-	-	-	N	Z	C
RSP	Reset Stack Pointer	S = Max allowed	-	-	-	-	-	-	-
SBC	Subtract with carry	A = A - M - C	A	M	-	-	N	Z	C
SCF	Set carry flag	C = 1	-	-	-	-	-	-	1
SIM	Disable interrupts	I = 1	-	-	-	1	-	-	-
SLA	Shift left arithmetic	C <= Dst <= 0	reg, M	-	-	-	N	Z	C
SLL	Shift left logic	C <= Dst <= 0	reg, M	-	-	-	N	Z	C
SRL	Shift right logic	0 => Dst => C	reg, M	-	-	-	0	Z	C
SRA	Shift right arithmetic	Dst7 => Dst => C	reg, M	-	-	-	N	Z	C
SUB	Subtraction	A = A - M	A	M	-	-	N	Z	C
SWAP	SWAP nibbles	Dst[7..4]<=>Dst[3..0]	reg, M	-	-	-	N	Z	-
TNZ	Test for Neg & Zero	tnz lbl1	-	-	-	-	N	Z	-
TRAP	S/W trap	S/W interrupt	-	-	-	1	-	-	-

Table 43. Illegal opcode detection (continued)

Mnemo	Description	Function/example	Dst	Src	H	I	N	Z	C
WFI	Wait for interrupt	-	-	-	-	0	-	-	-
XOR	Exclusive OR	A = A XOR M	A	M	-	-	N	Z	-

13 Electrical characteristics

13.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS} .

13.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100 % of the devices with an ambient temperature at $T_A=25\text{ }^{\circ}\text{C}$ and $T_A=T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ($\text{mean} \pm 3\sigma$).

13.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A=25\text{ }^{\circ}\text{C}$, $V_{DD} = 5\text{ V}$ (for the $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ voltage range), $V_{DD} = 3.75\text{ V}$ (for the $3\text{ V} \leq V_{DD} \leq 4.5\text{ V}$ voltage range) and $V_{DD} = 2.7\text{ V}$ (for the $2.4\text{ V} \leq V_{DD} \leq 3\text{ V}$ voltage range). They are given only as design guidelines and are not tested.


13.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

13.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 41](#).


Figure 41. Pin loading conditions



13.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 42](#).

Figure 42. Pin input voltage



13.2 Absolute maximum ratings

Stresses above those listed as “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 44. Voltage characteristics

Symbol	Ratings	Maximum value	Unit
V _{DD} - V _{SS}	Supply voltage	7.0	V
V _{IN}	Input voltage on any pin ⁽¹⁾⁽²⁾	V _{SS} -0.3 to V _{DD} +0.3	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 13.7.3: Absolute maximum ratings (electrical sensitivity)	
V _{ESD(MM)}	Electrostatic discharge voltage (machine model)		

1. Directly connecting the I/O pins to V_{DD} or V_{SS} could damage the device if an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 10 k Ω for I/Os). Unused I/O pins must be tied in the same way to V_{DD} or V_{SS} according to their reset configuration.
2. $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$.

Table 45. Current characteristics

Symbol	Ratings	Maximum value	Unit
I_{VDD}	Total current into V_{DD} power lines (source) ⁽¹⁾	75	mA
I_{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	150	
I_{IO}	Output current sunk by any standard I/O and control pin	20	
	Output current sunk by any high sink I/O pin	40	
	Output current source by any I/Os and control pin	-25	
$I_{INJ(PIN)}$ ^{(2) & (3)}	Injected current on RESET pin	± 5	
	Injected current on any other pin ⁽⁴⁾	± 5	
$\Sigma I_{INJ(PIN)}$ ⁽²⁾	Total injected current (sum of all I/O and control pins) ⁽⁴⁾	± 20	

- All power (V_{DD}) and ground (V_{SS}) lines must always be connected to the external supply.
- $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$.
- Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:
 - Analog input pins must have a negative injection less than 0.8 mA (assuming that the impedance of the analog voltage is lower than the specified limits)
 - Pure digital pins must have a negative injection less than 1.6 mA. In addition, it is recommended to inject the current as far as possible from the analog input pins.
- When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterisation with $\Sigma I_{INJ(PIN)}$ maximum current injection on four I/O port pins of the device.

Table 46. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature (see Table 76: Package characteristics on page 132)		


13.3 Operating conditions

13.3.1 General operating conditions

T_A = -40 to +125 °C unless otherwise specified.

Table 47. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	Supply voltage	f _{CPU} = 4 MHz. max.	2.4	5.5	V
		f _{CPU} = 8 MHz. max.	3.3	5.5	
f _{CPU}	CPU clock frequency	3.3 V≤ V _{DD} ≤ 5.5 V	up to 8		MHz
		2.4 V≤ V _{DD} <3.3 V	up to 4		

Figure 43. f_{CPU} maximum operating frequency versus V_{DD} supply voltage

13.3.2 Operating conditions with low voltage detector (LVD)

$T_A = -40$ to 125 °C, unless otherwise specified

Table 48. Operating characteristics with LVD

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IT+(LVD)}$	Reset release threshold (V_{DD} rise)	High Threshold Med. Threshold Low Threshold	3.9 3.2 2.5	4.2 3.5 2.7	4.5 3.8 3.0	V
$V_{IT-(LVD)}$	Reset generation threshold (V_{DD} fall)	High Threshold Med. Threshold Low Threshold	3.7 3.0 2.4	4.0 3.3 2.6	4.3 3.6 2.9	
V_{hys}	LVD voltage threshold hysteresis	$V_{IT+(LVD)} - V_{IT-(LVD)}$	-	150	-	mV
V_{tPOR}	V_{DD} rise time rate ⁽¹⁾⁽²⁾	-	20	-	-	$\mu s/V$
$I_{DD(LVD)}$ (3)	LVD/AVD current consumption	$V_{DD} = 5V$	-	220	-	μA

- Not tested in production. The V_{DD} rise time rate condition is needed to ensure a correct device power-on and LVD reset release. When the V_{DD} slope is outside these values, the LVD may not release properly the reset of the MCU
- Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull V_{DD} down to 0V to ensure optimum restart conditions. Refer to circuit example in [Figure 66 on page 122](#).
- Not tested in production.

13.3.3 Auxiliary voltage detector (AVD) thresholds

$T_A = -40$ to 125°C , unless otherwise specified

Table 49. Operating characteristics with AVD

Symbol	Parameter	Conditions	Min (1)	Typ (1)	Max (1)	Unit
$V_{IT+(AVD)}$	1 => 0 AVDF flag toggle threshold (V_{DD} rise)	High threshold Med. threshold Low threshold	4.0 3.4 2.6	4.4 3.7 2.9	4.8 4.1 3.2	V
$V_{IT-(AVD)}$	0 => 1 AVDF flag toggle threshold (V_{DD} fall)	High threshold Med. threshold Low threshold	3.9 3.3 2.5	4.3 3.6 2.8	4.7 4.0 3.1	
V_{hys}	AVD voltage threshold hysteresis	$V_{IT+(AVD)} - V_{IT-(AVD)}$	-	150	-	mV

1. Not tested in production, guaranteed by characterization.

Note: Refer to [Section : Monitoring the VDD main supply..](#)

Table 50. Voltage drop between AVD flag set and LVD reset generation

Parameter	Min (1)	Typ (1)	Max (1)	Unit
AVD med. threshold - AVD low. threshold	800	850	950	mV
AVD high. threshold - AVD low threshold	1400	1450	1550	
AVD high. threshold - AVD med. threshold	600	650	750	
AVD low threshold - LVD low threshold	100	200	250	
AVD med. threshold - LVD low threshold	950	1050	1150	
AVD med. threshold - LVD med. threshold	250	300	400	
AVD high. threshold - LVD low threshold	1600	1700	1800	
AVD high. threshold - LVD med. threshold	900	1000	1050	

1. Not tested in production, guaranteed by characterization.

13.3.4 Internal RC oscillator

To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100 nF, between the V_{DD} and V_{SS} pins as close as possible to the ST7 device

Internal RC oscillator calibrated at 5.0 V

The ST7 internal clock can be supplied by an internal RC oscillator (selectable by option byte).

Table 51. Internal RC oscillator characteristics (5.0 V calibration)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{RC}	Internal RC oscillator frequency	RCCR = FF (reset value), $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 5\text{ V}$	-	4.4	-	MHz
		RCCR = RCCR0 ⁽¹⁾ , $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 5\text{ V}$	-	8	-	
ACC_{RC}	Accuracy of Internal RC oscillator with RCCR=RCCR0 ⁽¹⁾	$T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}^{(2)}$	-2.0	-	+2.0	%
		$T_A = 0\text{ to }+85\text{ }^{\circ}\text{C}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}^{(2)}$	-2.5	-	+4.0	%
		$T_A = 0\text{ to }+125\text{ }^{\circ}\text{C}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}^{(2)}$	-3.0	-	+5.0	%
		$T_A = -40\text{ }^{\circ}\text{C to }0\text{ }^{\circ}\text{C}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}^{(2)}$	-4.0	-	+2.5	%
$t_{su(RC)}$	RC oscillator setup time	$T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 5\text{ V}$	-	4 ⁽²⁾	-	μs

1. See [Section 7.2: Internal RC oscillator adjustment](#)

2. Tested in production at 5.0 V only

Internal RC oscillator calibrated at 3.3 V



The ST7 internal clock can be supplied by an internal RC oscillator (selectable by option byte).

Table 52. Internal RC oscillator characteristics (3.3 V calibration)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{RC}	Internal RC oscillator frequency	RCCR = FF (reset value), $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$	-	4.3	-	MHz
		RCCR = RCCR1 ⁽¹⁾ , $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$	-	8	-	
ACC_{RC}	Accuracy of internal RC oscillator with RCCR=RCCR1 ⁽¹⁾	$T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.0\text{ to }3.6\text{ V}^{(2)}$	-1.0	-	+1.0	%
		$T_A = 0\text{ to }+85\text{ }^{\circ}\text{C}$, $V_{DD} = 3.0\text{ to }3.6\text{ V}^{(2)}$	-2.5	-	+4.0	%
		$T_A = 0\text{ to }+125\text{ }^{\circ}\text{C}$, $V_{DD} = 3.0\text{ to }3.6\text{ V}^{(2)}$	-3.0	-	+5.0	%
		$T_A = -40\text{ }^{\circ}\text{C to }0\text{ }^{\circ}\text{C}$, $V_{DD} = 3.0\text{ to }3.6\text{ V}^{(2)}$	-4.0	-	+2.5	%
$t_{su(RC)}$	RC oscillator setup time	$T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$	-	4 ⁽²⁾	-	μs

1. See [Section 7.2: Internal RC oscillator adjustment](#)

2. Tested in production at 3.3 V only

Figure 44. Typical accuracy with $RCCR=RCCR0$ vs $V_{DD}=2.4-6.0$ V and temperatureFigure 45. Typical accuracy with $RCCR=RCCR1$ vs $V_{DD}=2.4-6.0$ V and temperature

13.4 Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for Halt mode for which the clock is stopped). Refer to [Section 13.4.2: Internal RC oscillator supply characteristics](#).

13.4.1 Supply current

$T_A = -40$ to $+125^\circ\text{C}$ unless otherwise specified.

Table 53. Supply current characteristics

Symbol	Parameter	Conditions	Typ	Max	Unit
I_{DD}	Supply current in RUN mode ⁽¹⁾	$f_{CPU} = 4\text{ MHz}$	2.5	4.5 ⁽²⁾	mA
		$f_{CPU} = 8\text{ MHz}$	5.0	7.5	
	Supply current in Wait mode ⁽³⁾	$f_{CPU} = 4\text{ MHz}$	0.85	2.0 ⁽²⁾	
		$f_{CPU} = 8\text{ MHz}$	1.2	3.5	
	Supply current in Slow mode ⁽⁴⁾	$f_{CPU}/32 = 250\text{ kHz}$	600	950	μA
	Supply current in Slow-Wait mode ⁽⁵⁾	$f_{CPU}/32 = 250\text{ kHz}$	450	750	
	Supply current in AWUFH mode ⁽⁶⁾⁽⁷⁾	-	45	100 ⁽²⁾	
	Supply current in ACTIVE Halt mode	-	100	250	
	Supply current in Halt mode ⁽⁸⁾	$T_A = 85^\circ\text{C}$	0.5	3.0	
		$T_A = 125^\circ\text{C}$	0.5	5.0	
	Supply current in RUN mode ⁽¹⁾	$f_{CPU} = 4\text{ MHz}$	1.30	2.0 ⁽²⁾	mA
	Supply current in Wait mode ⁽³⁾	$f_{CPU} = 4\text{ MHz}$	0.36	0.5 ⁽²⁾	
	Supply current in Slow mode ⁽⁴⁾	$f_{CPU}/32 = 250\text{ kHz}$	300	400 ⁽²⁾	μA
	Supply current in Slow-wait mode ⁽⁵⁾	$f_{CPU}/32 = 250\text{ kHz}$	250	350 ⁽²⁾	
	Supply current in AWUFH mode ⁽⁶⁾⁽⁷⁾	-	20	50 ⁽²⁾	
	Supply current in ACTIVE Halt mode	-	90	150 ⁽²⁾	
	Supply current in Halt mode ⁽⁸⁾	$T_A = 85^\circ\text{C}$	0.25	2.5 ⁽²⁾	
		$T_A = 125^\circ\text{C}$	0.25	4.5 ⁽²⁾	

- CPU running with memory access, all I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- Data based on characterization, not tested in production.
- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- Slow mode selected with f_{CPU} based on f_{OSC} divided by 32. All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- Slow-Wait mode selected with f_{CPU} based on f_{OSC} divided by 32. All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.
- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load). Data tested in production at V_{DD} max. and f_{CPU} max.
- This consumption refers to the Halt period only and not the associated run period which is software dependent.
- All I/O pins in output mode with a static value at V_{SS} (no load), LVD disabled. Data based on characterization results, tested in production at V_{DD} max and f_{CPU} max.

13.4.2 Internal RC oscillator supply characteristics

Table 54. Internal RC oscillator supply characteristics

Symbol	Parameter	Conditions	Min	Typ	Max ⁽¹⁾	Unit
I_{DD}	Supply current in Run mode ⁽²⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC = 4 MHz	-	3.2	5.5	mA
		$T_A=25\text{ }^{\circ}\text{C}$, int RC = 8 MHz	-	5.7	8.5	
		$T_A=25\text{ }^{\circ}\text{C}$, AWU RC	-	0.13	0.2	
	Supply current in Wait mode ⁽³⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC = 4 MHz	-	1.5	3.0	
		$T_A=25\text{ }^{\circ}\text{C}$, int RC = 8 MHz	-	1.9	4.5	
	Supply current in Slow mode ⁽⁴⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC/32 = 250 kHz	-	1.3	2.0	
	Supply current in Slow-Wait mode ⁽⁵⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC/32 = 250 kHz	-	1.1	1.8	
	Supply current in Active-Halt mode	-	-	0.8	1.25	
I_{DD}	Supply current in Run mode ⁽²⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC = 4 MHz	-	2.0	3.0	mA
		$T_A=25\text{ }^{\circ}\text{C}$, int RC = 2 MHz	-	1.3	2.0	
		$T_A=25\text{ }^{\circ}\text{C}$, AWU RC	-	0.1	0.18	
	Supply current in Wait mode ⁽³⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC = 4 MHz	-	1.0	1.6	
		$T_A=25\text{ }^{\circ}\text{C}$, int RC = 2 MHz	-	0.9	1.5	
	Supply current in Slow mode ⁽⁴⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC/32 = 250 kHz	-	0.95	1.5	
	Supply current in Slow-Wait mode ⁽⁵⁾	$T_A=25\text{ }^{\circ}\text{C}$, int RC/32 = 250 kHz	-	0.85	1.4	
	Supply current in Active-Halt mode	-	-	0.8	1.3	

1. Data based on characterization results, not tested in production.
2. CPU running with memory access, all I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.
3. All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.
4. Slow mode selected with f_{CPU} based on f_{OSC} divided by 32. All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.
5. Slow-Wait mode selected with f_{CPU} based on f_{OSC} divided by 32. All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load), all peripherals in reset state; CPU clock provided by the internal RC, LVD disabled.

Figure 46. Typical I_{DD} in run mode vs. internal clock frequency and V_{DD}




Figure 47. Typical I_{DD} in WFI mode vs. internal clock frequency and V_{DD}




Figure 48. Typical I_{DD} in Slow, Slow-wait and Active-halt mode vs V_{DD} & int RC = 8 MHz







Figure 49. I_{dd} vs temp @V_{DD} 5 V & int RC = 8 MHzFigure 50. I_{dd} vs temp @V_{DD} 5 V & int RC = 4 MHzFigure 51. I_{dd} vs temp @V_{DD} 5V & int RC = 2 MHz

13.4.3 On-chip peripherals

Table 55. On-chip peripheral characteristics

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Unit
$I_{DD(AT)}$	12-bit auto-reload timer supply current ⁽²⁾	$f_{CPU} = 4 \text{ MHz}$ $V_{DD} = 3.0 \text{ V}$	15	μA
		$f_{CPU} = 8 \text{ MHz}$ $V_{DD} = 5.0 \text{ V}$	30	
$I_{DD(ADC)}$	ADC supply current when converting ⁽³⁾	$f_{ADC} = 2 \text{ MHz}$ $V_{DD} = 3.0 \text{ V}$	450	
		$f_{ADC} = 4 \text{ MHz}$ $V_{DD} = 5.0 \text{ V}$	750	

1. Not tested in production, guaranteed by characterization.
2. Data based on a differential I_{DD} measurement between reset configuration (timer stopped) and the timer running in PWM mode at $f_{CPU} = 8 \text{ MHz}$.
3. Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions with amplifier off.

13.5 Clock and timing characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A .

Table 56. General timings

Symbol	Parameter ⁽¹⁾	Conditions	Min	Typ ⁽²⁾	Max	Unit
$t_{C(INST)}$	Instruction cycle time	$f_{CPU} = 8 \text{ MHz}$	2	3	12	t_{CPU}
			250	375	1500	ns
$t_{V(IT)}$	Interrupt reaction time ⁽³⁾ $t_{V(IT)} = \Delta t_{C(INST)} + 10$	$f_{CPU} = 8 \text{ MHz}$	10	-	22	t_{CPU}
			1.25	-	2.75	μs

1. Data based on characterization. Not tested in production.
2. Data based on typical application software.
3. Time measured between interrupt event and interrupt vector fetch. $\Delta t_{C(INST)}$ is the number of t_{CPU} cycles needed to finish the current instruction execution.

Table 57. Auto-wakeup RC oscillator

Parameter	Conditions	Min	Typ	Max	Unit
Supply voltage range	-	2.4	5.0	5.5	V
Operating temperature range	-	-40	25	125	°C
Current consumption ⁽¹⁾	Without prescaler	2.0	8.0	14.0	μA
Consumption ⁽¹⁾	AWU RC switched off	-	0	-	μA
Output frequency (f_{AWU_RC}) ⁽¹⁾	-	20	33	60	kHz

1. Data guaranteed by Design.

13.6 Memory characteristics

$T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, unless otherwise specified

Table 58. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or Reset)	1.6	-	-	V

1. Minimum V_{DD} supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware registers (only in Halt mode). Guaranteed by construction, not tested in production.

Table 59. Flash program memory

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	Operating voltage for Flash write/erase	-	2.4	-	5.5	V
t_{prog}	Programming time for 1~32 bytes ⁽¹⁾	$T_A = -40$ to $+125\text{ }^{\circ}\text{C}$	-	5	10	ms
	Programming time for 2 KBytes	$T_A = +25\text{ }^{\circ}\text{C}$	-	0.32	0.64	s
t_{RET}	Data retention ⁽²⁾	$T_A = +55\text{ }^{\circ}\text{C}$ ⁽³⁾	20	-		years
N_{RW}	Write erase cycles	$T_A = +25\text{ }^{\circ}\text{C}$	-	-	10k	cycles
I_{DD}	Supply current ⁽⁴⁾	Read / Write / Erase modes $f_{CPU} = 8\text{ MHz}$, $V_{DD} = 5.5\text{ V}$	-	-	2.6	mA
		No Read/No Write mode	-	-	100	μA
		Power down mode / HALT	-	0	0.1	μA

- Up to 32 bytes can be programmed at a time.
- Data based on reliability test results and monitored in production.
- The data retention time increases when T_A decreases.
- Guaranteed by Design. Not tested in production.

Table 60. EEPROM data memory

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DD}	Operating voltage for EEPROM write/erase	Refer to operating range of V_{DD} with T_A , Section 13.3.1: General operating conditions	2.4	-	5.5	V
t_{prog}	Programming time for 1~32 bytes	$T_A = -40$ to $+125$ °C	-	5	10	ms
t_{ret}	Data retention ⁽¹⁾	$T_A = +55$ °C ⁽²⁾	20	-	-	years
N_{RW}	Write erase cycles	$T_A = +25$ °C	-	-	300k	cycles

1. Data based on reliability test results and monitored in production.

2. The data retention time increases when T_A decreases.

13.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

13.7.1 Functional EMS (electro magnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- **ESD:** Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- **FTB:** A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behaviour is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 61. EMS test results

Symbol	Parameter	Conditions	Level/class
V_{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 5\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$, $f_{OSC} = 8\text{ MHz}$, SO8 package, conforms to IEC 1000-4-2	3B
V_{FFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{SS} and V_{DD} pins to induce a functional disturbance	$V_{DD} = 5\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$, $f_{OSC} = 8\text{ MHz}$, SO8 package, conforms to IEC 1000-4-4	4A

13.7.2 EMI (electromagnetic interference)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Table 62. EMI emissions

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. $[f_{OSC}/f_{CPU}]$	Unit
				-8 MHz	
S_{EMI}	Peak level	$V_{DD} = 5\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$, SO8 package, conforming to SAE J 1752/3	0.1 MHz to 30 MHz	20	dB μ V
			30 MHz to 130 MHz	20	
			130 MHz to 1 GHz	13	
			SAE EMI Level	2.5	-

13.7.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: human body model. This test conforms to the JESD22-A114A/A115A standard.

Table 63. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
$V_{ESD(HBM)}$	Electro-static discharge voltage (human body model)	-	4000	V
$V_{ESD(CDM)}$	Electro-static discharge voltage (charge device model)	$T_A = +25\text{ °C}$	500	V

1. Data based on characterization results, not tested in production.

Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance.

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 64. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latch-up class	$T_A = +125\text{ °C}$	A

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

13.8 I/O port pin characteristics

13.8.1 General characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 65. General characteristics


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{IL}	Input low level voltage	-40 °C to 125 °C		-	-	$0.3 \times V_{DD}$	V
V_{IH}	Input high level voltage			$0.7 \times V_{DD}$	-	-	
V_{HYS}	Schmitt trigger voltage hysteresis ⁽¹⁾	-	-	-	400	-	mV
I_L	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		-	-	± 1	μA
I_S	Static current consumption induced by each floating input pin ⁽²⁾	Floating input mode		-	400		
R_{PU}	Weak pull-up equivalent resistor ^{(3) (4)}	$V_{IN} = V_{SS}$	$V_{DD} = 5\text{ V}$	70	110	200	k Ω
			$V_{DD} = 3\text{ V}$		200 ⁽¹⁾		

Table 65. General characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
C_{IO}	I/O pin capacitance	-	-	5	-	pF
$t_{f(I/O)out}$	Output high to low level fall time ⁽¹⁾	$C_L = 50$ pF Between 10% and 90%	-	25	-	ns
$t_{r(I/O)out}$	Output low to high level rise time ⁽¹⁾		-	25	-	
$t_{w(IT)in}$	External interrupt pulse time ⁽⁵⁾	-	1	-	-	t_{CPU}

1. Data based on characterization results, not tested in production.
2. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see [Figure 57](#)). Static peak current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.
3. The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in [Figure 54](#)).
4. R_{PU} not applicable on PA3 because it is multiplexed on $\overline{RESET}$ pin
5. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

Figure 52. Two typical applications with unused I/O pin



Caution: During normal operation the ICCCLK pin must be pulled- up, internally or externally (external pull-up of 10k mandatory in noisy environment). This is to avoid entering ICC mode unexpectedly during a reset

Note: I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.



Figure 53. Typical I_{PU} vs. V_{DD} with $V_{IN}=V_{SS}$ 

Figure 54. Typical R_{PU} vs. V_{DD} with $V_{IN}=V_{SS}$



13.8.2 Output driving current

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A unless otherwise specified.

Table 66. Output driving current characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for PA3/RESET standard I/O pin (see Figure 57)	$I_{IO} = +5 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	1200	mV
		$I_{IO} = +2 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	400	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see Figure 60)	$I_{IO} = +20 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	1300	
		$I_{IO} = +8 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	750	
$V_{OH}^{(2)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 63)	$I_{IO} = -5 \text{ mA}, T_A \leq 125^\circ\text{C}$	$V_{DD}-1500$		
		$I_{IO} = -2 \text{ mA}, T_A \leq 125^\circ\text{C}$	$V_{DD}-800$		
$V_{OL}^{(1)(3)}$	Output low level voltage for PA3/RESET standard I/O pin (see Figure 56)	$I_{IO} = +2 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	500	
		$I_{IO} = +2 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	180	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see Figure 59)	$I_{IO} = +8 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	600	
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 62)	$I_{IO} = -2 \text{ mA}, T_A \leq 125^\circ\text{C}$	$V_{DD}-800$	-	
$V_{OL}^{(1)(3)}$	Output low level voltage for PA3/RESET standard I/O pin (see Figure 55)	$I_{IO} = +2 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	700	
		$I_{IO} = +2 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	200	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see Figure 58)	$I_{IO} = +8 \text{ mA}, T_A \leq 125^\circ\text{C}$	-	800	
$V_{OH}^{(2)(3)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see Figure 61)	$I_{IO} = -2 \text{ mA}, T_A \leq 125^\circ\text{C}$	$V_{DD}-900$	-	

1. The I_{IO} current sunk must always respect the absolute maximum rating specified in [Table 45: Current characteristics](#) and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .
2. The I_{IO} current sourced must always respect the absolute maximum rating specified in [Table 45: Current characteristics](#) and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} . True open drain I/O pins do not have V_{OH} .
3. Not tested in production, based on characterization results.

Figure 55. Typical V_{OL} at $v_{DD} = 2.4\text{ V}$ (standard pins)




Figure 56. Typical v_{OL} at $v_{DD} = 3\text{ V}$ (standard pins)




Figure 57. Typical V_{OL} at $V_{DD} = 5\text{ V}$ (standard pins)




Figure 58. Typical V_{OL} at $V_{DD} = 2.4\text{ V}$ (HS pins)




Figure 59. Typical V_{OL} at $V_{DD} = 3\text{ V}$ (HS pins)




Figure 60. Typical V_{OL} at $V_{DD} = 5\text{ V}$ (HS pins)




Figure 61. Typical $V_{DD}-V_{OH}$ at $V_{DD} = 2.4\text{ V}$ (HS pins)




Figure 62. Typical $V_{DD}-V_{OH}$ at $V_{DD} = 3\text{ V}$ (HS pins)




Figure 63. Typical $V_{DD}-V_{OH}$ at $V_{DD} = 5\text{ V}$ (HS pins)






Figure 64. Typical V_{OL} vs. V_{DD} (HS pins)Figure 65. Typical $V_{DD}-V_{OH}$ vs. V_{DD} (HS pins)

13.9 Control pin characteristics

13.9.1 Asynchronous $\overline{\text{RESET}}$ pin


$T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, unless otherwise specified

Table 67. Asynchronous $\overline{\text{RESET}}$ pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IL}	Input low level voltage	-	$V_{SS} - 0.3$	-	$0.3 \times V_{DD}$	V
V_{IH}	Input high level voltage	-	$0.7 \times V_{DD}$	-	$V_{DD} + 0.3$	
V_{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾	-	-	2	-	V
V_{OL}	Output low level voltage ⁽²⁾	$V_{DD} = 5\text{ V}$ $I_{IO} = +2\text{ mA}$	-	-	400	mV
R_{ON}	Pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	$V_{DD} = 5\text{ V}$	30	50	k Ω
			$V_{DD} = 3\text{ V}$	-	90 ⁽¹⁾	
$t_{w(RSTL)out}$	Generated reset pulse duration	Internal reset sources	-	90 ⁽¹⁾	-	μs
$t_{h(RSTL)in}$	External reset pulse hold time ⁽⁴⁾	-	20	-	-	μs
$t_{g(RSTL)in}$	Filtered glitch duration	-	-	200	-	ns

1. Data based on characterization results, not tested in production.
2. The I_{IO} current sunk must always respect the absolute maximum rating specified in [Table 45: Current characteristics](#) and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .
3. The R_{ON} pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on $\overline{\text{RESET}}$ pin between V_{ILmax} and V_{DD} .
4. To guarantee the reset of the device, a minimum pulse has to be applied to the $\overline{\text{RESET}}$ pin. All short pulses applied on $\overline{\text{RESET}}$ pin with a duration below $t_{h(RSTL)in}$ can be ignored.

Figure 66. $\overline{\text{RESET}}$ pin protection when LVD is enabled



1. Please refer to [Section 12.2.1: Illegal opcode reset](#) for more details on illegal opcode reset conditions

The reset network protects the device against parasitic resets. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog). Whatever the reset source is (internal or external), the user must ensure that the level on the $\overline{\text{RESET}}$ pin can go below the V_{ILmax} level specified in [Section 13.9.1: Asynchronous \$\overline{\text{RESET}}\$ pin](#). Otherwise the reset is not taken into account internally.

Because the reset circuit is designed to allow the internal Reset to be output in the $\overline{\text{RESET}}$ pin, the user must ensure that the current sunk on the $\overline{\text{RESET}}$ pin is less than the absolute maximum value specified for $I_{\text{INJ}}(\overline{\text{RESET}})$ in [Table 45: Current characteristics](#).


When the LVD is enabled, it is recommended not to connect a pull-up resistor or capacitor. A 10 nF pull-down capacitor is required to filter noise on the reset line.

In case a capacitive power supply is used, it is recommended to connect a 1 M Ω pull-down resistor to the $\overline{\text{RESET}}$ pin to discharge any residual voltage induced by the capacitive effect of the power supply (this adds 5 μA to the power consumption of the MCU).

Tips when using the LVD

- Check that all recommendations related to ICCCLK and reset circuit have been applied (see caution in [Table 1: Device pin description](#) and notes above).
- Check that the power supply is properly decoupled (100 nF + 10 μF close to the MCU). Refer to AN1709 and AN2017. If this cannot be done, it is recommended to put a 100 nF + 1 M Ω pull-down on the $\overline{\text{RESET}}$ pin.
- The capacitors connected on the $\overline{\text{RESET}}$ pin and also the power supply are key to avoid any start-up marginality. In most cases, steps 1 and 2 above are sufficient for a robust solution. Otherwise: replace 10 nF pull-down on the $\overline{\text{RESET}}$ pin with a 5 μF to 20 μF capacitor.”

Figure 67. $\overline{\text{RESET}}$ pin protection when LVD is disabled



1. Please refer to [Section 12.2.1: Illegal opcode reset](#) for more details on illegal opcode reset conditions.
2. The reset network protects the device against parasitic resets. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog). Whatever the reset source is (internal or external), the user must ensure that the level on the $\overline{\text{RESET}}$ pin can go below the V_{IL} max. level specified in [Section 13.9.1: Asynchronous RESET pin](#). Otherwise the reset is not taken into account internally. Because the reset circuit is designed to allow the internal Reset to be output in the $\overline{\text{RESET}}$ pin, the user must ensure that the current sunk on the $\overline{\text{RESET}}$ pin is less than the absolute maximum value specified for $I_{\text{INJ}}(\overline{\text{RESET}})$ in [Table 45: Current characteristics](#).

13.10 10-bit ADC characteristics

Subject to general operating condition for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 68. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
f _{ADC}	ADC clock frequency ⁽²⁾	-	-	-	4	MHz
V _{AIN}	Conversion voltage range	-	V _{SS}	-	V _{DD}	V
R _{AIN}	External input resistor	V _{DD} = 5 V, f _{ADC} = 4 MHz	-	-	8k ⁽³⁾	Ω
		V _{DD} = 3.3 V, f _{ADC} = 4 MHz	-	-	7k ⁽³⁾	
		2.7 V ≤ V _{DD} ≤ 5.5 V, f _{ADC} = 2 MHz	-	-	10k ⁽³⁾	
		2.4 V ≤ V _{DD} ≤ 2.7 V, f _{ADC} = 1 MHz	-	-	20k ⁽³⁾	
C _{ADC}	Internal sample and hold capacitor	-	-	3	-	pF
t _{STAB}	Stabilization time after ADC enable	f _{CPU} = 8 MHz, f _{ADC} = 4 MHz	0 ⁽⁴⁾			μs
t _{ADC}	Conversion time (sample+hold)		3.5			
	- Sample capacitor loading time - Hold conversion time		4 10			1/f _{ADC}

1. Unless otherwise specified, typical data are based on $T_A = 25^\circ\text{C}$ and $V_{DD} - V_{SS} = 5\text{ V}$. They are given only as design guidelines and are not tested.
2. The maximum ADC clock frequency allowed within $V_{DD} = 2.4\text{ V}$ to 2.7 V operating range is 1 MHz .
3. Any added external serial resistor downgrades the ADC accuracy (especially for resistance greater than the maximum value). Data guaranteed by Design, not tested in production.
4. The stabilization time of the A/D converter is masked by the first t_{LOAD} . The first conversion after the enable is then always valid.

Figure 68. Typical application with ADC




Table 69. ADC accuracy with $V_{DD} = 3.3\text{ V}$ to 5.5 V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU} = 8\text{ MHz}$, $f_{ADC} = 4\text{ MHz}$ (1)	2.0	5.0	LSB
$ E_O $	Offset error		0.9	2.5	
$ E_G $	Gain error		1.0	1.5	
$ E_D $	Differential linearity error		1.2	3.5	
$ E_L $	Integral linearity error		1.1	4.5	

1. Data based on characterization results over the whole temperature range.

Table 70. ADC accuracy with $V_{DD} = 2.7\text{ V}$ to 3.3 V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU} = 4\text{ MHz}$, $f_{ADC} = 2\text{ MHz}$ (1)	1.9	3.0	LSB
$ E_O $	Offset error		0.9	1.5	
$ E_G $	Gain error		0.8	1.4	
$ E_D $	Differential linearity error		1.4	2.5	
$ E_L $	Integral linearity error		1.1	2.5	


1. Data based on characterization results over the whole temperature range.

Table 71. ADC accuracy with $V_{DD} = 2.4\text{ V}$ to 2.7 V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU} = 2\text{ MHz}$, $f_{ADC} = 1\text{ MHz}$ (1)	2.5	3.5	LSB
$ E_O $	Offset error		1.1	1.5	
$ E_G $	Gain Error		0.5	1.5	
$ E_D $	Differential linearity error		1.1	2.5	
$ E_L $	Integral linearity error		1.2	2.5	

1. Data based on characterization results at ambient temperature and above.

Figure 69. ADC accuracy characteristics



1. Example of an actual transfer curve.
2. The ideal transfer curve.
3. End point correlation line.
4. E_T =Total unadjusted error: maximum deviation between the actual and the ideal transfer curves.
 E_O =Offset error: deviation between the first actual transition and the first ideal one.
 E_G =Gain error: deviation between the last ideal transition and the last actual.

14 Package characteristics

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK® specifications are available at: www.st.com.

14.1 Package mechanical data

Figure 70. 8-lead very thin fine pitch dual flat no-lead package, package outline




Table 72. 8-lead very thin fine pitch dual flat no-lead package, mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.80	0.90	1.00	0.0315	0.0354	0.0394
A1	0.00	0.02	0.05	-	0.0008	0.0020
A3	-	0.20	-	-	0.0079	-
b	0.25	0.30	0.35	0.0098	0.0118	0.0138
D	-	4.50	-	-	0.1772	-
D2	3.50	3.65	3.75	0.1378	0.1437	0.1476
E	-	3.50	-	-	0.1378	-
E2	1.96	2.11	2.21	0.0772	0.0831	0.0870
e	-	0.80	-	-	0.0315	-
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
-	Number of pins					
N	8					

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 71. 8-pin plastic small outline package - 150-mil width, package outline

Table 73. 8-pin plastic small outline package - 150-mil width, mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	1.35	-	1.75	0.0531	-	0.0689
A1	0.10	-	0.25	0.0039	-	0.0098
A2	1.10	-	1.65	0.0433	-	0.0650
B	0.33	-	0.51	0.0130	-	0.0201
C	0.19	-	0.25	0.0075	-	0.0098
D	4.80	-	5.00	0.1890	-	0.1969
E	3.80	-	4.00	0.1496	-	0.1575
e	-	1.27	-	-	0.0500	-
H	5.80	-	6.20	0.2283	-	0.2441
h	0.25	-	0.50	0.0098	-	0.0197
α	0°	-	8°	0°	-	8°
L	0.40	-	1.27	0.0157	-	0.0500
-	Number of pins					
N	8					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 72. 8-pin plastic dual in-line outline package - 300-mil width, package outline




Table 74. 8-pin plastic dual in-line outline package, 300-mil width, mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Typ	Min	Max	Typ	Min	Max
A	-	-	5.33	-	-	0.2098
A1	-	0.38	-	-	0.0150	-
A2	3.3	2.92	4.95	0.1299	0.1150	0.1949
b	0.46	0.36	0.56	0.0181	0.0142	0.0220
b2	1.52	1.14	1.78	0.0598	0.0449	0.0701
c	0.25	0.2	0.36	0.0098	0.0079	0.0142
D	9.27	9.02	10.16	0.3650	0.3551	0.4000
E	7.87	7.62	8.26	0.3098	0.3000	0.3252
E1	6.35	6.1	7.11	0.2500	0.2402	0.2799
e	2.54	-	-	0.1000	-	-
eA	7.62	-	-	0.3000	-	-
eB	-	-	10.92	-	-	0.4299
L	3.3	2.92	3.81	0.1299	0.1150	0.1500

1. Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 73. 16-pin plastic dual in-line package, 300-mil width, package outline

Table 75. 16-pin plastic dual in-line package, 300-mil width, mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	5.33	-	-	0.2098
A1	0.38	-	-	0.0150	-	-
A2	2.92	3.30	4.95	0.1150	0.1299	0.1949
b	0.36	0.46	0.56	0.0142	0.0181	0.0220
b2	1.14	1.52	1.78	0.0449	0.0598	0.0701
b3	0.76	0.99	1.14	0.0299	0.0390	0.0449
c	0.20	0.25	0.36	0.0079	0.0098	0.0142
D	18.67	19.18	19.69	0.7350	0.7551	0.7752
D1	0.13	-	-	0.0051	-	-
e	-	2.54	-	-	0.1000	-
E	7.62	7.87	8.26	0.3000	0.3098	0.3252
E1	6.10	6.35	7.11	0.2402	0.2500	0.2799
L	2.92	3.30	3.81	0.1150	0.1299	0.1500
eB	-	-	10.92	-	-	0.4299
-	Number of pins					
N	16					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Table 76. Package characteristics

Symbol	Ratings		Value	Unit
R_{thJA}	Package thermal resistance (junction to ambient)	DIP8	82	°C/W
		SO8	130	
		DFN8 (on 4-layer PCB)	50	
		DFN8 (on 2-layer PCB)	106	
T_{Jmax}	Maximum junction temperature ⁽¹⁾	-	150	°C
P_{Dmax}	Power dissipation ⁽²⁾	DIP8	300	mW
		SO8	180	
		DFN8 (on 4-layer PCB)	500	
		DFN8 (on 2-layer PCB)	250	

1. The maximum chip-junction temperature is based on technology characteristics.
2. The maximum power dissipation is obtained from the formula $P_D = (T_J - T_A) / R_{thJA}$. The power dissipation of an application can be defined by the user with the formula: $P_D = P_{INT} + P_{PORT}$ where P_{INT} is the chip internal power ($I_{DD} \times V_{DD}$) and P_{PORT} is the port power dissipation depending on the ports used in the application.

15 Device configuration and ordering information

Each device is available for production in user programmable versions (Flash) as well as in factory coded versions (FASTROM).

ST7PLITEU05 and ST7PLITEU09 devices are Factory Advanced Service Technique ROM (FASTROM) versions of ST7LITEU05 and ST7LITEU09 devices : they are factory-programmed XFlash devices.

ST7FLITEU05 and ST7FLITEU09 XFlash devices are XFlash versions of ST7LITEU05 and ST7LITEU09 devices. They are shipped to customers with a default program memory content (FFh).

The FASTROM factory coded parts contain the code supplied by the customer. This implies that Flash devices have to be configured by the customer using the Option Bytes while the FASTROM devices are factory-configured.

15.1 Option bytes

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes can be accessed only in programming mode (for example using a standard ST7 programming tool).

15.1.1 Option byte 1

Bits 7:6 = **CKSEL[1:0]** *Startup clock selection*.

This bit is used to select the startup frequency. By default, the Internal RC is selected.

Table 77. Startup clock selection

Configuration	CKSEL1	CKSEL0
Internal RC as startup clock	0	0
AWU RC as a startup clock	0	1
Reserved	1	0
External clock on pin PA5	1	1

Bit 5 = Reserved, must always be 1.

Bit 4 = Reserved, must always be 0.

Bits 3:2 = **LVD[1:0]** *Low voltage detection selection*

These option bits enable the LVD block with a selected threshold as shown in [Table 78](#).

Table 78. LVD threshold configuration

Configuration	LVD1	LVD0
LVD Off	1	1
Highest voltage threshold	1	0
Medium voltage threshold	0	1
Lowest voltage threshold	0	0

Bit 1 = **WDG_SW** *Hardware or software watchdog*

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

Bit 0 = **WDG_HALT** *Watchdog reset on Halt*

This option bit determines if a Reset is generated when entering Halt mode while the Watchdog is active.

0: No Reset generation when entering Halt mode

1: Reset generation when entering Halt mode

15.1.2 Option byte 0

Bits 7:4 = Reserved, must always be set.

Bits 3:2 = **SEC[1:0]** *Sector 0 size definition*

This option bit indicates the size of sector 0 according to the following table.

Table 79. Sector 0 size selection

Sector 0 size	SEC0	SEC1
0.5K	0	0
1K	0	1
2K	1	-

Bit 1 = **FMP_R** *Readout protection*

Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP_R option is selected causes the whole memory to be erased first, and the device can be reprogrammed. Refer to [Section 4.5: Memory protection](#) and the ST7 Flash Programming Reference Manual for more details.

0: Readout protection off

1: Readout protection on

Bit 0 = **FMP_W** *FLASH write protection*

This option indicates if the FLASH program memory is write protected.

0: Write protection off

1: Write protection on

Warning: When this option is selected, the program memory (and the option bit itself) can never be erased or programmed again.

	OPTION BYTE 0								OPTION BYTE 1							
	7							0	7							0
	Reserved				SEC 1	SEC 0	FMPR	FMPW	CKSEL 1	CKSEL 0	Reserved		LVD1	LVD0	WDG SW	WDG HALT
Default value	1	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1

15.2 Ordering information

Customer code is made up of the FASTROM contents and the list of the selected options (if any). The FASTROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh. The selected options are communicated to STMicroelectronics using the correctly completed option list appended.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The ST Microelectronics sales organization is pleased to provide detailed information on contractual points at request.

Table 80. ST7LITEU0 ordering information scheme

Example	ST7	F	LITEU09	M	6	TR
Family						
ST7 microcontroller family						
Version						
F = Flash						
P = FASTROM						
Subfamily						
LITE05						
LITE09						
Package						
B = DIP ⁽¹⁾						
M = SO						
U = DFN						
Temperature range						
6 = -40 °C to 85 °C						
3 = -40 °C to 125 °C						
Shipping option						

TR = Tape & Reel (SO8 or DFN8)

Blank = Tube (DIP8 or SO8) or tray (DFN8)

1. DIP16 for development or tool prototyping purposes only, not orderable in production quantities.

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Figure 74. ST7LITEU0 FASTROM microcontroller option list

ST7LITEU0 FASTROM microcontroller option list
(Last update: October 2008)

Customer
Address

Contact
Phone No

Reference FASTROM Code*:

*FASTROM code name is assigned by STMicroelectronics.
FASTROM code must be sent in .S19 format. .Hex extension cannot be processed.

Package (check only one option):

PDIP8:
SO8:
DFN8:

Conditioning (check only one option):

DIP package: ☐ Tube

SO package: ☐ Tape & Reel ☐ Tube

DFN package: ☐ Tape & Reel ☐ Tray (ST7LITEU09 only)

Special Marking: ☐ No ☐ Yes "-----"

Authorized characters are letters, digits, '-', '/', and spaces only.

Maximum character count: PDIP8 / SO8 / DFN8 (8 char. max) : -----

Temperature range: ☐ -40°C to +85°C ☐ -40°C to +125°C

Clock source selection: ☐ External clock
☐ AWU RC oscillator
☐ Internal RC oscillator

Sector 0 size: ☐ 0.5K ☐ 1K ☐ 2K

Readout protection: ☐ Disabled ☐ Enabled

FLASH write protection ☐ Disabled ☐ Enabled

LVD Reset ☐ Disabled ☐ Highest threshold
☐ Medium threshold
☐ Lowest threshold

Watchdog selection: ☐ software activation ☐ hardware activation

Watchdog reset on Halt: ☐ Disabled ☐ Enabled

Comments :
Supply operating range in the application:
Notes
Date:
Signature:

Note: Not all configurations are available; see [Section 15.1: Option bytes on page 133](#) for authorized option byte combinations.

15.3 Development tools

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

15.3.1 Starter kits

ST offers complete, affordable **starter kits**. Starter kits are complete hardware/software tool packages that include features and samples to help you quickly start developing your application.

15.3.2 Development and debugging tools

Application development for ST7 is supported by fully optimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16 KBytes of code.

The range of hardware tools includes full-featured **ST7-EMU3 series emulators** and the low-cost **RLink** in-circuit debugger/programmer. These tools are supported by the **ST7 Toolset** from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

15.3.3 Programming tools

During the development cycle, the **ST7-EMU3 series emulators** and the **RLink** provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides a low-cost dedicated in-circuit programmer, the **ST7-STICK**, as well as **ST7 Socket Boards** which provide all the sockets required for programming any of the devices in a specific ST7 sub-family on a platform that can be used with any tool with in-circuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

15.3.4 Order codes for development and programming tools

[Table 81](#) below lists the ordering codes for the ST7LITEU0x development and programming tools. For additional ordering codes for spare parts and accessories, refer to the online product selector at www.st.com/mcu.

Table 81. Development tool order codes for the ST7LITEU0x family

Supported products	In-circuit debugger, RLink series ⁽¹⁾		Emulator	Programming tool	
	Starter kit without demo board	Starter kit with demo board		In-circuit programmer	ST socket boards and EPBs
ST7FLITEU05 ST7FLITEU09	STX-RLINK ⁽²⁾	ST7FLITE-SK/RAIS ⁽²⁾	ST7MDT10-EMU3 ⁽³⁾	STX-RLINK ST7-STICK ⁽⁴⁾⁽⁵⁾	ST7SB10-SU0 ⁽⁴⁾

1. Available from ST or from Raisonance, www.raisonance.com

2. USB connection to PC

3. Includes connection kit for DIP16/SO16 only. See "How to order an EMU or DVP" in ST product and tool selection guide for connection kit ordering information

4. Add suffix /EU, /UK or /US for the power supply for your region

5. Parallel port connection to PC

15.4 ST7 application notes

Table 82. ST7 application notes

Identification	Description
Application Examples	
AN1658	Serial Numbering Implementation
AN1720	Managing the Read-out Protection in Flash Microcontrollers
AN1755	A High Resolution/precision Thermometer Using ST7 and NE555
AN1756	Choosing a DALI Implementation Strategy with ST7DALI
AN1812	A High Precision, Low Cost, Single Supply ADC for Positive and Negative Input Voltages
Example Drivers	
AN 969	SCI Communication Between ST7 and PC
AN 970	SPI Communication Between ST7 and EEPROM
AN 971	I ² C Communication Between ST7 and M24Cxx EEPROM
AN 972	ST7 Software SPI Master Communication
AN 973	SCI Software Communication with a PC Using ST72251 16-Bit Timer
AN 974	Real Time Clock with ST7 Timer Output Compare
AN 976	Driving a Buzzer Through ST7 Timer PWM Function
AN 979	Driving an Analog Keyboard with the ST7 ADC
AN 980	ST7 Keypad Decoding Techniques, Implementing Wake-Up on Keystroke
AN1017	Using the ST7 Universal Serial Bus Microcontroller
AN1041	Using ST7 PWM Signal to Generate Analog Output (Sinusoid)
AN1042	ST7 Routine for I ² C Slave Mode Management
AN1044	Multiple Interrupt Sources Management for ST7 MCUs
AN1045	ST7 S/W Implementation of I ² C Bus Master
AN1046	UART Emulation Software
AN1047	Managing Reception Errors with the ST7 SCI Peripherals
AN1048	ST7 Software LCD Driver
AN1078	PWM Duty Cycle Switch Implementing True 0% & 100% Duty Cycle
AN1082	Description of the ST72141 Motor Control Peripherals Registers
AN1083	ST72141 BLDC Motor Control Software and Flowchart Example
AN1105	ST7 pCAN Peripheral Driver
AN1129	PWM Management for BLDC Motor Drives Using the ST72141
AN1130	An Introduction to Sensorless Brushless DC Motor Drive Applications with the ST72141
AN1148	Using the ST7263 for Designing a USB Mouse
AN1149	Handling Suspend Mode on a USB Mouse
AN1180	Using the ST7263 Kit to Implement a USB Game Pad

Table 82. ST7 application notes (continued)

Identification	Description
AN1276	BLDC Motor Start Routine for the ST72141 Microcontroller
AN1321	Using the ST72141 Motor Control MCU in Sensor Mode
AN1325	Using the ST7 USB LOW-SPEED Firmware V4.x
AN1445	Emulated 16-bit Slave SPI
AN1475	Developing an ST7265X Mass Storage Application
AN1504	Starting a PWM Signal Directly at High Level Using the ST7 16-bit Timer
AN1602	16-bit Timing Operations Using ST7262 or ST7263B ST7 USB MCUs
AN1633	Device Firmware Upgrade (DFU) Implementation in ST7 Non-USB Applications
AN1712	Generating a High Resolution Sinewave Using ST7 PWMART
AN1713	SMBus Slave Driver for ST7 I2C Peripherals
AN1753	Software UART Using 12-bit ART
AN1947	ST7MC PMAC Sine Wave Motor Control Software Library
General Purpose	
AN1476	Low Cost Power Supply for Home Appliances
AN1526	ST7FLITE0 Quick Reference Note
AN1709	EMC Design for ST Microcontrollers
AN1752	ST72324 Quick Reference Note
Product Evaluation	
AN 910	Performance Benchmarking
AN 990	ST7 Benefits vs Industry Standard
AN1077	Overview of Enhanced CAN Controllers for ST7 and ST9 MCUs
AN1086	U435 Can-Do Solutions for Car Multiplexing
AN1103	Improved B-EMF detection for Low Speed, Low Voltage with ST72141
AN1150	Benchmark ST72 vs PC16
AN1151	Performance Comparison Between ST72254 & PC16F876
AN1278	LIN (Local Interconnect Network) Solutions
Product Migration	
AN1131	Migrating Applications from ST72511/311/214/124 to ST72521/321/324
AN1322	Migrating an Application from ST7263 Rev.B to ST7263B
AN1365	Guidelines for Migrating ST72C254 Applications to ST72F264
AN1604	How to Use ST7MDT1-TRAIN with ST72F264
AN2200	Guidelines for Migrating ST7LITE1x Applications to ST7FLITE1xB
Product Optimization	
AN 982	Using ST7 with Ceramic Resonator
AN1014	How to Minimize the ST7 Power Consumption

Table 82. ST7 application notes (continued)

Identification	Description
AN1015	Software Techniques for Improving Microcontroller EMC Performance
AN1040	Monitoring the Vbus Signal for USB Self-Powered Devices
AN1070	ST7 Checksum Self-Checking Capability
AN1181	Electrostatic Discharge Sensitive Measurement
AN1324	Calibrating the RC Oscillator of the ST7FLITE0 MCU Using the Mains
AN1502	Emulated Data EEPROM with ST7 HDFLASH Memory
AN1529	Extending the Current & Voltage Capability on the ST7265 VDDF Supply
AN1530	Accurate Timebase for Low-cost ST7 Applications with Internal RC Oscillator
AN1605	Using an Active RC to Wakeup the ST7LITE0 from Power Saving Mode
AN1636	Understanding and Minimizing ADC Conversion Errors
AN1828	PIR (Passive Infrared) Detector Using the ST7FLITE05/09/SUPERLITE
AN1946	Sensorless BLDC Motor Control and BEMF Sampling Methods with ST7MC
AN1953	PFC for ST7MC Starter Kit
AN1971	ST7LITE0 Microcontrolled Ballast
Programming and Tools	
AN 978	ST7 Visual DeVELOP Software Key Debugging Features
AN 983	Key Features of the Cosmic ST7 C-Compiler Package
AN 985	Executing Code In ST7 RAM
AN 986	Using the Indirect Addressing Mode with ST7
AN 987	ST7 Serial Test Controller Programming
AN 988	Starting with ST7 Assembly Tool Chain
AN1039	ST7 Math Utility Routines
AN1071	Half Duplex USB-to-Serial Bridge Using the ST72611 USB Microcontroller
AN1106	Translating Assembly Code from HC05 to ST7
AN1179	Programming ST7 Flash Microcontrollers in Remote ISP Mode (In-situ Programming)
AN1446	Using the ST72521 Emulator to Debug an ST72324 Target Application
AN1477	Emulated Data EEPROM with Xflash Memory
AN1527	Developing a USB Smartcard Reader with ST7SCR
AN1575	On-Board Programming Methods for XFLASH and HDFLASH ST7 MCUs
AN1576	In-application Programming (IAP) Drivers for ST7 HDFLASH or XFLASH MCUs
AN1577	Device Firmware Upgrade (DFU) Implementation for ST7 USB Applications
AN1601	Software Implementation for ST7DALI-EVAL
AN1603	Using the ST7 USB Device Firmware Upgrade Development Kit (DFU-DK)
AN1635	ST7 Customer ROM Code Release Information
AN1754	Data Logging Program for Testing ST7 Applications via ICC

Table 82. ST7 application notes (continued)

Identification	Description
AN1796	Field Updates for FLASH Based ST7 Applications Using a PC Comm Port
AN1900	Hardware Implementation for ST7DALI-EVAL
AN1904	ST7MC Three-phase AC Induction Motor Control Software Library
AN1905	ST7MC Three-phase BLDC Motor Control Software Library
System Optimization	
AN1711	Software Techniques for Compensating ST7 ADC Errors
AN1827	Implementation of SIGMA-DELTA ADC with ST7FLITE05/09
AN2009	PWM Management for 3-Phase BLDC Motor Drives Using the ST7FMC
AN2030	Back EMF Detection During PWM On Time by ST7MC

16 Revision history

Table 83. Document revision history

Date	Revision	Changes
19-Jan-07	0.1	Initial release
03-May-07	1	Added note 1 to Table 1 on page 16 Modified “A/D conversion” on page 86 and added “Changing the conversion channel” on page 87 Updated Section 13.3.2 on page 102, Section 13.3.3 on page 103, Section 13.8.1 on page 114, and Section 13.3.2 on page 102 Modified EOC bit description in Section 11.3.6 on page 87 Updated “Internal RC oscillator calibrated at 5.0 V” on page 103 and “Internal RC oscillator calibrated at 3.3 V” on page 104 Supply current curved updated in Section 13.4 on page 105 Updated Section 13.4.1 on page 106 Added one R_{AIN} value and modified note 3 in Section 13.10 on page 124 Removed references to ST7LITEU02 part numbers Modified reset configuration for pin n°6 in Table 1 on page 16 Modified Figure 14 on page 36 (added AVDTHCR) Added Table 60 on page 112 Modified Table 81 on page 139: added note 4 for ST7MDT10-EMU3, removed references to DVP3 and modified starter kit part number. Modified Table 59 on page 111 (N_{RW}) Modified “Electrostatic discharge (ESD)” on page 113 Modified temperature conditions for LU in Section on page 114 ADC accuracy maximum values inserted into tables in “10-bit ADC characteristics” on page 124 IPU and RPU graphs updated, Figure 53 and Figure 54 on page 116 Supply characteristics graphs updated, Section 13.4 on page 105 RC oscillator consumption data table inserted, Section 13.4.2 on page 107 Internal RC oscillator data tables updated, “Internal RC oscillator calibrated at 5.0 V” on page 103, “Internal RC oscillator calibrated at 5.0 V” on page 103 Consumption values for HALT mode inserted, Section 13.4 on page 105

Table 83. Document revision history

Date	Revision	Changes
31-Oct-08	2	Format of the document changed Status of the document modified (datasheet instead of preliminary data) One paragraph added below Figure 66 on page 122 Section 13.7.3: Absolute maximum ratings (electrical sensitivity) on page 113 modified Section 14.1: Package mechanical data on page 127 modified Soldering information section removed Section 15: Device configuration and ordering information on page 133 updated
07-Oct-16	3	– Deleted Table 1: Device summary – Updated Figure 9: Data EEPROM write operation, Figure 72: 8-pin plastic dual in-line outline package - 300-mil width, package outline and Figure 74: ST7LITEU0 FASTROM microcontroller option list – Replaced Figure 74:ST7LITEU0 ordering information scheme by Figure 80: ST7LITEU0 ordering information scheme – Added dashes to empty cells on: Table 9: Interrupt mapping Table 37: ST7 addressing mode overview Table 42: ST7 instruction set Table 43: Illegal opcode detection Table 48: Operating characteristics with LVD Table 49: Operating characteristics with AVD Table 51: Internal RC oscillator characteristics (5.0 V calibration) Table 53: Supply current characteristics Table 54: Internal RC oscillator supply characteristics Table 56: General timings Table 57: Auto-wakeup RC oscillator Table 59: Flash program memory Table 60: EEPROM data memory Table 65: General characteristics Table 66: Output driving current characteristics Table 67: Asynchronous RESET pin characteristics Table 68: ADC characteristics Table 72: 8-lead very thin fine pitch dual flat no-lead package, mechanical data Table 74: 8-pin plastic dual in-line outline package, 300-mil width, mechanical data Table 75: 16-pin plastic dual in-line package, 300-mil width, mechanical data

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[ST7FLITEU09B6](#)