


High-side driver with MultiSense analog feedback for automotive applications



Features

Max transient supply voltage	V_{CC}	40 V
Operating voltage range	V_{CC}	4 to 28 V
Typ. on-state resistance (per Ch)	R_{ON}	50 mΩ
Current limitation (typ)	I_{LIMH}	30 A
Standby current (max)	I_{STBY}	0.5 μA

- AEC-Q100 qualified 
- General
 - Single channel smart high-side driver with MultiSense analog feedback
 - Very low standby current
 - Compatible with 3 V and 5 V CMOS outputs
- MultiSense diagnostic functions
 - Multiplexed analog feedback of: load current with high precision proportional current mirror, V_{CC} supply voltage and T_{CHIP} device temperature
 - Overload and short to ground (power limitation) indication
 - Thermal shutdown indication
 - OFF-state open-load detection
 - Output short to V_{CC} detection
 - Sense enable/disable
- Protections
 - Undervoltage shutdown
 - Overvoltage clamp
 - Load current limitation
 - Self limiting of fast thermal transients
 - Configurable latch-off on overtemperature or power limitation with dedicated fault reset pin
 - Loss of ground and loss of V_{CC}
 - Reverse battery with external components
 - Electrostatic discharge protection

Product status link

[VN7050AJ](#)
[VN7050AS](#)

Applications

- All types of Automotive resistive, inductive and capacitive loads
- Specially intended for Automotive Turn Indicators (up to P27W or SAE1156 or LED Rear Combinations)
- Protected supply for ADAS systems: radars and sensors

Description

The devices are single channel high-side drivers manufactured using ST proprietary VIPower M0-7 technology and housed in PowerSSO-16 and SO-8 packages. The

devices are designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, and to provide protection and diagnostics.

The devices integrate advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A $\overline{\text{FaultRST}}$ pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to V_{CC} and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

1 Block diagram and pin description

Figure 1. Block diagram





Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power outputs.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.

Figure 2. Configuration diagram (top view)



GAPG2601151129CFT


Table 2. Suggested connections for unused and not connected pins

Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X ⁽¹⁾	X	X	X
To ground	Through 1 kΩ resistor	X	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.

2 Electrical specification

Figure 3. Current and voltage conventions



GADG2203170950PS

Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 3. Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	38	V
$-V_{CC}$	Reverse DC supply voltage	0.3	
V_{CCPK}	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40 V; $R_L = 4 \Omega$)	40	V
V_{CCJS}	Maximum jump start voltage for single pulse short circuit protection	28	V
$-I_{GND}$	DC reverse ground pin current	200	mA
I_{OUT}	OUTPUT DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	10	
I_{IN}	INPUT DC input current	-1 to 10	mA
I_{SEn}	SEn DC input current		
I_{SEL}	SEL _{0,1} DC input current		
I_{FR}	FaultRST DC input current		
V_{FR}	FaultRST DC input voltage	7.5	V
I_{SENSE}	MultiSense pin DC output current ($V_{GND} = V_{CC}$ and $V_{SENSE} < 0$ V)	10	mA
	MultiSense pin DC output current in reverse ($V_{CC} < 0$ V)	-20	

Symbol	Parameter	Value	Unit
E_{MAX}	Maximum switching energy (single pulse) ($T_{DEMAG} = 0.4 \text{ ms}$; $T_{jstart} = 150 \text{ }^{\circ}\text{C}$)	30	mJ
V_{ESD}	Electrostatic discharge (JEDEC 22A-114F)	4000	V
	• INPUT	2000	V
	• MultiSense	4000	V
	• SEn, SEL _{0,1} , FaultRST	4000	V
	• OUTPUT	4000	V
	• V_{CC}	4000	V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	$^{\circ}\text{C}$
T_{stg}	Storage temperature	-55 to 150	

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typ. value		Unit
		SO-8	PowerSSO-16	Unit
$R_{thj-board}$	Thermal resistance junction-board (JEDEC JESD 51-8) ⁽¹⁾	29.4	6.8	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) ⁽²⁾	67.5	58.5	
$R_{thj-amb}$	Thermal resistance junction-ambient (JEDEC JESD 51-2) ⁽¹⁾	45.8	24.5	

1. Device mounted on four-layers 2s2p PCB

2. Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified.

All typical values refer to $V_{CC} = 13 \text{ V}$; $T_j = 25^{\circ}\text{C}$, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4	13	28	V
V_{USD}	Undervoltage shutdown				4	V
$V_{USDReset}$	Undervoltage shutdown reset				5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.3		V
R_{ON}	On-state resistance	$I_{OUT} = 2 \text{ A}$; $T_j = 25^{\circ}\text{C}$		50		mΩ
		$I_{OUT} = 2 \text{ A}$; $T_j = 150^{\circ}\text{C}$			100	
		$I_{OUT} = 2 \text{ A}$; $V_{CC} = 4 \text{ V}$; $T_j = 25^{\circ}\text{C}$			75	
V_{clamp}	Clamp voltage	$I_S = 20 \text{ mA}$; $25^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$	41	46	52	V
		$I_S = 20 \text{ mA}$; $T_j = -40^{\circ}\text{C}$	38			V

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{STBY}	Supply current in standby at $V_{\text{CC}} = 13 \text{ V}$ ⁽¹⁾	$V_{\text{CC}} = 13 \text{ V};$ $V_{\text{IN}} = V_{\text{OUT}} = V_{\text{FR}} = V_{\text{SEn}} = 0 \text{ V};$ $V_{\text{SEL0,1}} = 0 \text{ V}; T_{\text{J}} = 25^{\circ}\text{C}$			0.5	μA
		$V_{\text{CC}} = 13 \text{ V};$ $V_{\text{IN}} = V_{\text{OUT}} = V_{\text{FR}} = V_{\text{SEn}} = 0 \text{ V};$ $V_{\text{SEL0,1}} = 0 \text{ V}; T_{\text{J}} = 85^{\circ}\text{C}$ ⁽²⁾			0.5	
		$V_{\text{CC}} = 13 \text{ V};$ $V_{\text{IN}} = V_{\text{OUT}} = V_{\text{FR}} = V_{\text{SEn}} = 0 \text{ V};$ $V_{\text{SEL0,1}} = 0 \text{ V}; T_{\text{J}} = 125^{\circ}\text{C}$			3	
$t_{\text{D_STBY}}$	Standby mode blanking time	$V_{\text{CC}} = 13 \text{ V};$ $V_{\text{IN}} = V_{\text{OUT}} = V_{\text{FR}} = V_{\text{SEL0,1}} = 0 \text{ V};$ $V_{\text{SEn}} = 5 \text{ V to } 0 \text{ V}$	60	300	550	μs
$I_{\text{S(ON)}}$	Supply current	$V_{\text{CC}} = 13 \text{ V}; V_{\text{SEn}} = 0 \text{ V};$ $V_{\text{SEL0,1}} = V_{\text{FR}} = 0 \text{ V}; V_{\text{IN}} = 5 \text{ V};$ $I_{\text{OUT}} = 0 \text{ A}$		3	5	mA
$I_{\text{GND(ON)}}$	Control stage current consumption in ON-state. All channels active.	$V_{\text{CC}} = 13 \text{ V}; V_{\text{SEn}} = 5 \text{ V};$ $V_{\text{FR}} = V_{\text{SEL0,1}} = 0 \text{ V}; V_{\text{IN}} = 5 \text{ V};$ $I_{\text{OUT}} = 2 \text{ A}$			6	mA
$I_{\text{L(off)}}$	Off-state output current at $V_{\text{CC}} = 13 \text{ V}$	$V_{\text{IN}} = V_{\text{OUT}} = 0 \text{ V}; V_{\text{CC}} = 13 \text{ V};$ $T_{\text{J}} = 25^{\circ}\text{C}$	0	0.01	0.5	μA
		$V_{\text{IN}} = V_{\text{OUT}} = 0 \text{ V}; V_{\text{CC}} = 13 \text{ V};$ $T_{\text{J}} = 125^{\circ}\text{C}$	0		3	
V_{F}	Output - V_{CC} diode voltage	$I_{\text{OUT}} = -2 \text{ A}; T_{\text{J}} = 150^{\circ}\text{C}$			0.7	V

1. PowerMOS leakage included.

2. Parameter specified by design; not subjected to production test.

Table 6. Switching

$V_{\text{CC}} = 13 \text{ V}; -40^{\circ}\text{C} < T_{\text{J}} < 150^{\circ}\text{C}$, unless otherwise specified						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{\text{d(on)}}^{(1)}$	Turn-on delay time at $T_{\text{J}} = 25^{\circ}\text{C}$	$R_{\text{L}} = 6.5 \Omega$	10	60	120	μs
$t_{\text{d(off)}}^{(1)}$	Turn-off delay time at $T_{\text{J}} = 25^{\circ}\text{C}$		10	40	100	
$(\text{d}V_{\text{OUT}}/\text{d}t)_{\text{on}}^{(1)}$	Turn-on voltage slope at $T_{\text{J}} = 25^{\circ}\text{C}$	$R_{\text{L}} = 6.5 \Omega$	0.1	0.3	0.7	$\text{V}/\mu\text{s}$
$(\text{d}V_{\text{OUT}}/\text{d}t)_{\text{off}}^{(1)}$	Turn-off voltage slope at $T_{\text{J}} = 25^{\circ}\text{C}$		0.1	0.32	0.7	
W_{ON}	Switching energy losses at turn-on (t_{won})	$R_{\text{L}} = 6.5 \Omega$	—	0.25	0.33 ⁽²⁾	mJ
W_{OFF}	Switching energy losses at turn-off (t_{woff})	$R_{\text{L}} = 6.5 \Omega$	—	0.23	0.31 ⁽²⁾	mJ
$t_{\text{SKEW}}^{(1)}$	Differential Pulse skew ($t_{\text{PHL}} - t_{\text{PLH}}$)	$R_{\text{L}} = 6.5 \Omega$	-80	-30	20	μs

1. See Figure 6. Switching time and Pulse skew.

2. Parameter guaranteed by design and characterization; not subjected to production test.

Table 7. Logic inputs

7 V < V _{CC} < 28 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
INPUT characteristics						
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.2			V
V _{ICL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V
		I _{IN} = -1 mA		-0.7		
FaultRST characteristics (VN7050AJ only)						
V _{FRL}	Input low level voltage				0.9	V
I _{FRL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{FRH}	Input high level voltage		2.1			V
I _{FRH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{FR(hyst)}	Input hysteresis voltage		0.2			V
V _{FRCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	V
		I _{IN} = -1 mA		-0.7		
SEL _{0,1} characteristics (VN7050AJ only)(7 V < V _{CC} < 18 V)						
V _{SELL}	Input low level voltage				0.9	V
I _{SELL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{SELH}	Input high level voltage		2.1			V
I _{SELH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V
V _{SELCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V
		I _{IN} = -1 mA		-0.7		
SEn characteristics (7 V < V _{CC} < 18 V)						
V _{SEnL}	Input low level voltage				0.9	V
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{SEnH}	Input high level voltage		2.1			V
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{SEn(hyst)}	Input hysteresis voltage		0.2			V
V _{SEnCL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V
		I _{IN} = -1 mA		-0.7		

Table 8. Protections

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{LIMH}	DC short circuit current	V _{CC} = 13 V	21	30	42	A
		4 V < V _{CC} < 18 V ⁽¹⁾				
I _{LIML}	Short circuit current during thermal cycling	V _{CC} = 13 V; T _R < T _j < T _{TSD}		10		
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature ⁽¹⁾		T _{RS} + 1	T _{RS} + 7		
T _{RS}	Thermal reset of fault diagnostic indication	V _{FR} = 0 V; V _{SEn} = 5 V	135			
T _{HYST}	Thermal hysteresis(T _{TSD} - T _R) ⁽¹⁾			7		
ΔT _{J_SD}	Dynamic temperature	T _j = -40°C; V _{CC} = 13 V		60		K
t _{LATCH_RST}	Fault reset time for output unlatch (only for VN7050AJ) ⁽¹⁾	V _{FR} = 5 V to 0 V; V _{SEn} = 5 V; V _{IN} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	3	10	20	μs
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2 A; L = 6 mH; T _j = -40°C	V _{CC} - 38			V
		I _{OUT} = 2 A; L = 6 mH; T _j = 25°C to 150°C	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.2 A		20		mV

1. Parameter guaranteed by design and characterization; not subjected to production test.

Table 9. MultiSense

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{SENSE_CL}	MultiSense clamp voltage	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V
		V _{SEn} = 0 V; I _{SENSE} = -1 mA		7		
CurrentSense characteristics						
K _{OL}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.01 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	440			
dK _{cal} /K _{cal} ^{(1) (2)}	Current sense ratio drift at calibration point	I _{OUT} = 0.01 A to 0.03 A; I _{cal} = 17.5 mA; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	-30		30	%
K _{LED}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.05 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	530	1445	2200	
dK _{LED} /K _{LED} ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 0.05 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	-25		25	%
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.2 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	830	1330	1935	
dK ₀ /K ₀ ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 0.2 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	-20		20	%
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 0.4 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	915	1290	1700	


7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
dK ₁ /K ₁ ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 0.4 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	980	1200	1470	
dK ₂ /K ₂ ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 1.5 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-10		10	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 4.5 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	1050	1190	1290	
dK ₃ /K ₃ ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 4.5 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-5		5	%
I _{SENSE0}	MultiSense leakage current	MultiSense disabled: V _{SEn} = 0 V	0		0.5	μA
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5	
		MultiSense enabled: V _{SEn} = 5 V; Channel ON; I _{OUT} = 0 A; Diagnostic selected; V _{IN} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT} = 0 A	0		2	
		MultiSense enabled: V _{SEn} = 5 V; Channel OFF; Diagnostic selected; V _{IN} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	0		2	
V _{OUT_MSD} ⁽¹⁾	Output Voltage for MultiSense shutdown	V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; R _{SENSE} = 2.7 kΩ; I _{OUT} = 2 A		5		V
V _{SENSE_SAT}	Multisense saturation voltage	V _{CC} = 7 V; R _{SENSE} = 2.7 kΩ; V _{SEn} = 5 V; V _{IN} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT} = 2 A; T _j = 150°C	5			V
I _{SENSE_SAT} ⁽¹⁾	CS saturation current	V _{CC} = 7 V; V _{SENSE} = 4 V; V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; T _j = 150°C	4			mA
I _{OUT_SAT} ⁽¹⁾	Output saturation current	V _{CC} = 7 V; V _{SENSE} = 4 V; V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; T _j = 150°C	6			A
OFF-state diagnostic						
V _{OL}	OFF-state open-load voltage detection threshold	V _{IN} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	2	3	4	V
I _{L(off2)}	OFF-state output sink current	V _{IN} = 0 V; V _{OUT} = V _{OL}	-100		-15	μA
t _{DSTKON}	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 9. T _{DSTKON})	V _{IN} = 5 V to 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT} = 0 A; V _{OUT} = 4 V	100	350	700	μs
t _{D_OL_V}	Settling time for valid OFF- state open load diagnostic indication from rising edge of SEn	V _{IN} = 0 V; V _{FR} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT} = 4 V; V _{SEn} = 0 V to 5 V			60	μs
t _{D_VOL}	OFF-state diagnostic delay time from rising edge of V _{OUT}	V _{IN} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT} = 0 V to 4 V		5	30	μs

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Chip temperature analog feedback (VN7050AJ only)						
V _{SENSE_TC}	MultiSense output voltage proportional to chip temperature	V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V; V _{IN} = 0 V; R _{SENSE} = 1 kΩ; T _j = -40°C	2.325	2.41	2.495	V
		V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V; V _{IN} = 0 V; R _{SENSE} = 1 kΩ; T _j = 25°C	1.985	2.07	2.155	V
		V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V; V _{IN} = 0 V; R _{SENSE} = 1 kΩ; T _j = 125°C	1.435	1.52	1.605	V
dV _{SENSE_TC} /dT ⁽¹⁾	Temperature coefficient	T _j = -40°C to 150°C		-5.5		mV/K
Transfer function		V _{SENSE_TC} (T) = V _{SENSE_TC} (T ₀) + dV _{SENSE_TC} / dT * (T - T ₀)				
V _{CC} supply voltage analog feedback (VN7050AJ only)						
V _{SENSE_VCC}	MultiSense output voltage proportional to V _{CC} supply voltage	V _{CC} = 13 V; V _{SEn} = 5 V; V _{SEL0} = 5 V; V _{SEL1} = 5 V; V _{IN} = 0 V; R _{SENSE} = 1 kΩ	3.16	3.23	3.3	V
Transfer function ⁽³⁾		V _{SENSE_VCC} = V _{CC} / 4				
Fault diagnostic feedback (see Table 10. Truth table)						
V _{SENSEH}	MultiSense output voltage in fault condition	V _{CC} = 13 V; V _{IN} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT} = 0 A; V _{OUT} = 4 V; R _{SENSE} = 1 kΩ;	5		6.6	V
I _{SENSEH}	MultiSense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V	7	20	30	mA
MultiSense timings (current sense mode - see Figure 7. MultiSense timings (current sense mode)) ⁽⁴⁾						
t _{DSENSE1H}	Current sense settling time from rising edge of SEn	V _{IN} = 5 V; V _{SEn} = 0 V to 5 V; R _{SENSE} = 1 kΩ; R _L = 6.5 Ω			60	μs
t _{DSENSE1L}	Current sense disable delay time from falling edge of SEn	V _{IN} = 5 V; V _{SEn} = 5 V to 0 V; R _{SENSE} = 1 kΩ; R _L = 6.5 Ω		5	20	μs
t _{DSENSE2H}	Current sense settling time from rising edge of INPUT	V _{IN} = 0 V to 5 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 6.5 Ω		100	250	μs
Δt _{DSENSE2H}	Current sense settling time from rising edge of I _{OUT} (dynamic response to a step change of I _{OUT})	V _{IN} = 5 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; I _{SENSE} = 90 % of I _{SENSEMAX} ; R _L = 6.5 Ω			100	μs
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	V _{IN} = 5 V to 0 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 6.5 Ω		50	250	μs
MultiSense timings (chip temperature sense mode - see Figure 8. Multisense timings (chip temperature and V _{CC} sense mode) (VN7050AJ only)) ⁽⁴⁾						
t _{DSENSE3H}	V _{SENSE_TC} settling time from rising edge of SEn	V _{SEn} = 0 V to 5 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			60	μs
t _{DSENSE3L}	V _{SENSE_TC} disable delay time from falling edge of SEn	V _{SEn} = 5 V to 0 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs
MultiSense timings (V _{CC} voltage sense mode - see Figure 8. Multisense timings (chip temperature and V _{CC} sense mode) (VN7050AJ only)) ⁽⁴⁾						
t _{DSENSE4H}	V _{SENSE_VCC} settling time from rising edge of SEn	V _{SEn} = 0 V to 5 V; V _{SEL0} = 5 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			60	μs

7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t _{DSENSE4L}	V _{SENSE_VCC} disable delay time from falling edge of SE _n	V _{SEn} = 5 V to 0 V; V _{SEL0} = 5 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs
MultiSense timings (Multiplexer transition times) (VN7050AJ only) ⁽⁴⁾						
t _{D_CS to TC}	MultiSense transition delay from current sense to T _C sense	V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V to 5 V; I _{OUT} = 1 A; R _{SENSE} = 1 kΩ			60	μs
t _{D_TC to CS}	MultiSense transition delay from T _C sense to current sense	V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 5 V to 0 V; I _{OUT} = 1 A; R _{SENSE} = 1 kΩ			20	μs
t _{D_CS to VCC}	MultiSense transition delay from current sense to V _{CC} sense	V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 5 V; V _{SEL1} = 0 V to 5 V; I _{OUT} = 1 A; R _{SENSE} = 1 kΩ			60	μs
t _{D_VCC to CS}	MultiSense transition delay from V _{CC} sense to current sense	V _{IN} = 5 V; V _{SEn} = 5 V; V _{SEL0} = 5 V; V _{SEL1} = 5 V to 0 V; I _{OUT} = 1 A; R _{SENSE} = 1 kΩ			20	μs
t _{D_TC to VCC}	MultiSense transition delay from T _C sense to V _{CC} sense	V _{CC} = 13 V; T _j = 125°C; V _{SEn} = 5 V; V _{SEL0} = 0 V to 5 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs
t _{D_VCC to TC}	MultiSense transition delay from V _{CC} sense to T _C sense	V _{CC} = 13 V; T _j = 125°C; V _{SEn} = 5 V; V _{SEL0} = 5 V to 0 V; V _{SEL1} = 5 V; R _{SENSE} = 1 kΩ			20	μs


1. Parameter specified by design; not subjected to production test.
2. All values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.
3. V_{CC} sensing and T_C are referred to GND potential.
4. Transition delay are measured up to +/- 10% of final conditions.

Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT}



GAPG0410131410CFT

Figure 5. Current sense accuracy versus I_{OUT}



GAPG0410131413CFT

Figure 6. Switching time and Pulse skew




Figure 7. MultiSense timings (current sense mode)






Figure 8. Multisense timings (chip temperature and V_{CC} sense mode) (VN7050AJ only)



GAPGCFT00319

Figure 9. T_{DSTKON}


GAPG2609141140CFT

Table 10. Truth table

Mode	Conditions	IN _x	FR ⁽¹⁾	SEn	SEL _x ⁽¹⁾	OUT _x	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
Normal	Nominal load connected; $T_J < 150\text{ °C}$	L	X	See ⁽²⁾		L	See ⁽²⁾	
		H	L			H	See ⁽²⁾	Outputs configured for auto-restart
		H	H			H	See ⁽²⁾	Outputs configured for latch-off ⁽¹⁾
Overload	Overload or short to GND causing: $T_J > T_{TSD}$ or $\Delta T_J > \Delta T_{J_SD}$	L	X	See ⁽²⁾		L	See ⁽²⁾	
		H	L			H	See ⁽²⁾	Output cycles with temperature hysteresis
		H	H			L	See ⁽²⁾	Output latches-off ⁽¹⁾
Undervoltage	$V_{CC} < V_{USD}$ (falling)	X	X	X	X	L L	Hi-Z Hi-Z	Re-start when $V_{CC} > V_{USD} + V_{USDhyst}$ (rising)
OFF-state diagnostics	Short to V_{CC}	L	X	See ⁽²⁾		H	See ⁽²⁾	
	Open-load	L	X			H	See ⁽²⁾	External pull-up
Negative output voltage	Inductive loads turn-off	L	X	See ⁽²⁾		< 0 V	See ⁽²⁾	

1. VN7050AJ only


2. Refer to Table 11. MultiSense multiplexer addressing

Table 11. MultiSense multiplexer addressing



SEn	SEL ₁	SEL ₀	MUX channel	MultiSense output			
				Normal mode	Overload	OFF-state diag. ⁽¹⁾	Negative output
SO-8							
L	N.A.	N.A.	N.A.	Hi-Z			
H	N.A.	N.A.	Channel diagnostic	I _{SENSE} = 1/K * I _{OUT}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z
PowerSSO-16							
H	L	L	Channel diagnostic	I _{SENSE} = 1/K * I _{OUT}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z
H	L	H	Channel diagnostic	I _{SENSE} = 1/K * I _{OUT}	V _{SENSE} = V _{SENSEH}	V _{SENSE} = V _{SENSEH}	Hi-Z
H	H	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}			
H	H	H	V _{CC} Sense	V _{SENSE} = V _{SENSE_VCC}			

1. In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, MultiSense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN = 0; OUT = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0. Example 2: FR = 1; IN = 0; OUT = latched, $V_{OUT} > V_{OL}$; MUX channel = channel 0 diagnostic; Mutisense = V_{SENSEH}

2.4 Waveforms


Figure 10. Latch functionality - behavior in hard short-circuit condition ($T_{AMB} \ll T_{TSD}$)


GADG1703171451PS

Figure 11. Latch functionality - behavior in hard short-circuit condition

Figure 12. Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)



GADG2103171742PS

Figure 13. Standby mode activation



GADG1703171116PS

Figure 14. Standby state diagram



GAPGCFT00598

2.5 Electrical characteristics curves

Figure 15. OFF-state output current




Figure 16. Standby current




Figure 17. $I_{GND(ON)}$ vs. T_{case}




Figure 18. Logic Input high level voltage




Figure 19. Logic Input low level voltage




Figure 20. High level logic input current




Figure 21. Low level logic input current




Figure 22. Logic Input hysteresis voltage




Figure 23. FaultRST Input clamp voltage




Figure 24. Undervoltage shutdown










Figure 25. On-state resistance vs. T_{case}

Figure 26. On-state resistance vs. V_{CC}

Figure 27. Turn-on voltage slope

Figure 28. Turn-off voltage slope

Figure 29. W_{on} vs. T_{case}

Figure 30. W_{off} vs. T_{case}


Figure 31. I_{LIMH} vs. T_{case}




Figure 32. OFF-state open-load voltage detection threshold




Figure 33. V_{sense} clamp vs. T_{case}





Figure 34. V_{senseh} vs. T_{case}



3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the $\overline{\text{FaultRST}}$ pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled ($\overline{\text{FaultRST}} = \text{Low}$) or remains off ($\overline{\text{FaultRST}} = \text{High}$). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the $\overline{\text{FaultRST}}$ pin, the device switches on again as soon as its junction temperature drops to T_R ($\overline{\text{FaultRST}} = \text{Low}$) or remains off ($\overline{\text{FaultRST}} = \text{High}$).

3.3 Current limitation


The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH} , by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMG} , allowing the inductor energy to be dissipated without damaging the device.

4 Maximum demagnetization energy (VCC = 16 V)

Figure 35. Maximum turn off current versus inductance



Note: Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

5 Package and PCB thermal data

5.1 PowerSSO-16 thermal data

Figure 36. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 37. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)





Table 12. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm

Dimension	Value
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²


Figure 38. PowerSSO-16 $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on)



R_{thj_amb} on 4Layer PCB: 24.5°C/W

GAPGCFT01249

Figure 39. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)




GAPGCFT01250

Equation: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_p/T$

Figure 40. Thermal fitting model of a double-channel HSD in PowerSSO-16


TAPG2001151031CFT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 13. Thermal parameters

Area/island (cm ²)	Footprint	2	8	4L
R1 (°C/W)	1.5			
R2 (°C/W)	3.8			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 (W.s/°C)	0.00028			
C2 (W.s/°C)	0.01			
C3 (W.s/°C)	0.1			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

5.2 SO-8 thermal data

Figure 41. SO-8 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 42. SO-8 on four-layers PCB (2s2p to JEDEC JESD 51-7)





Table 14. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal via separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 + 2 cm ² or 8 + 8 cm ²


Figure 43. SO-8 $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on)



R_{thj_amb} on 4Layer PCB: 45.8°C/W

GAPGCFT01247

Figure 44. SO-8 thermal impedance junction ambient single pulse (one channel on)




GAPGCFT01248

Equation: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_p/T$

Figure 45. Thermal fitting model of a double-channel HSD in SO-8


TAPG2001151031CFT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameters


Area/island (cm ²)	Footprint	2	8	4L
R1 (°C/W)	2			
R2 (°C/W)	3.5			
R3 (°C/W)	10			
R4 (°C/W)	28	17	17	17
R5 (°C/W)	24	12	9	4
R6 (°C/W)	30	23	19	9
C1 (W.s/°C)	0.00035			
C2 (W.s/°C)	0.01			
C3 (W.s/°C)	0.05			
C4 (W.s/°C)	0.1			
C5 (W.s/°C)	0.4	0.8	0.8	0.8
C6 (W.s/°C)	3	7	11	22

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 PowerSSO-16 package information

Figure 46. PowerSSO-16 package outline



8017965_Rev_9

GAPG1605141159CFT

Table 16. PowerSSO-16 mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
Θ	0°		8°
$\Theta 1$	0°		
$\Theta 2$	5°		15°
$\Theta 3$	5°		15°
A			1.70
A1	0.00		0.10
A2	1.10		1.60
b	0.20		0.30
b1	0.20	0.25	0.28
c	0.19		0.25
c1	0.19	0.20	0.23
D	4.9 BSC		
D2	2.90		3.50
D3	2.20		
e	0.50 BSC		
E	6.00 BSC		
E1	3.90 BSC		
E2	2.20		2.80
E3	1.50		
h	0.25		0.50
L	0.40	0.60	0.85
L1	1.00 REF		
N	16		
R	0.07		
R1	0.07		
S	0.20		
Tolerance of form and position			
aaa	0.10		
bbb	0.10		
ccc	0.08		
ddd	0.08		
eee	0.10		
fff	0.10		
ggg	0.15		

6.2 SO-8 package information

Figure 47. SO-8 package outline





Table 17. SO-8 mechanical data

Ref.	Dimensions		
	Millimeters		
	Min.	Typ.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
c	0.17		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

6.3 PowerSSO-16 packing information

Figure 48. PowerSSO-16 reel 13"




TAPG2004151655CFT

Table 18. Reel dimensions

Description	Value ⁽¹⁾
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.

Figure 49. PowerSSO-16 carrier tape




GAPG2204151242CFT

Table 19. PowerSSO-16 carrier tape dimensions

Description	Value ⁽¹⁾
A_0	6.50 ± 0.1
B_0	5.25 ± 0.1
K_0	2.10 ± 0.1
K_1	1.80 ± 0.1
F	5.50 ± 0.1
P_1	8.00 ± 0.1
W	12.00 ± 0.3

1. All dimensions are in mm.


Figure 50. PowerSSO-16 schematic drawing of leader and trailer tape



GAPG2004151511CFT

6.4 SO-8 packing information

Figure 51. Reel for SO-8




TAPG2004151655CFT

Table 20. Reel dimensions

Description	Value ⁽¹⁾
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2/ -0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.


Figure 52. SO-8 carrier tape


GAPG2105151447CFT

Table 21. SO-8 carrier tape dimensions

Description	Value ⁽¹⁾
A_0	6.50 ± 0.1
B_0	5.30 ± 0.1
K_0	2.20 ± 0.1
K_1	1.90 ± 0.1
F	5.50 ± 0.1
P_1	8.00 ± 0.1
W	12.00 ± 0.3


1. All dimensions are in mm.

Figure 53. SO-8 schematic drawing of leader and trailer tape


GAPG2004151511CFT

6.5 PowerSSO-16 marking information

Figure 54. PowerSSO-16 marking information




GADG0310161234SMD

Parts marked as '&' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.6 SO-8 marking information

Figure 55. SO-8 marking information



GAPG2705151558CFT

Note:

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions

7 Order codes

Table 22. Device summary

Package	Order codes
	Tape and reel
PowerSSO-16	VN7050AJTR
SO-8	VN7050ASTR

Revision history

Table 23. Document revision history

Date	Revision	Changes
27-May-2015	1	Initial release.
21-Jul-2015	2	Updated cover image. Updated <i>Table 4: "Thermal data"</i> Updated following sections: <i>Section 6.1: "PowerSSO-16 thermal data"</i> <i>Section 6.2: "SO-8 thermal data"</i>
02-Oct-2016	3	Updated the following: - Features list on the cover page <i>Figure 61: "PowerSSO-16 marking information"</i>
03-Jul-2018	4	Minor text change in TCASE and VCC monitor.
03-Apr-2019	5	Updated Section 6.1 PowerSSO-16 package information .

Contents

1	Block diagram and pin description	3
2	Electrical specification	5
2.1	Absolute maximum ratings	5
2.2	Thermal data	6
2.3	Main electrical characteristics	6
2.4	Waveforms	16
2.5	Electrical characteristics curves	18
3	Protections	23
3.1	Power limitation	23
3.2	Thermal shutdown	23
3.3	Current limitation	23
3.4	Negative voltage clamp	23
4	Maximum demagnetization energy (VCC = 16 V)	24
5	Package and PCB thermal data	25
5.1	PowerSSO-16 thermal data	25
5.2	SO-8 thermal data	27
6	Package information	31
6.1	PowerSSO-16 package information	31
6.2	SO-8 package information	32
6.3	PowerSSO-16 packing information	33
6.4	SO-8 packing information	35
6.5	PowerSSO-16 marking information	37
6.6	SO-8 marking information	38
7	Order codes	39
	Revision history	40

List of figures

Figure 1.	Block diagram	3
Figure 2.	Configuration diagram (top view).	4
Figure 3.	Current and voltage conventions.	5
Figure 4.	I_{OUT}/I_{SENSE} versus I_{OUT}	12
Figure 5.	Current sense accuracy versus I_{OUT}	13
Figure 6.	Switching time and Pulse skew	13
Figure 7.	MultiSense timings (current sense mode).	14
Figure 8.	Multisense timings (chip temperature and V_{CC} sense mode) (VN7050AJ only)	14
Figure 9.	T_{DSTKON}	15
Figure 10.	Latch functionality - behavior in hard short-circuit condition ($T_{AMB} \ll T_{TSD}$)	16
Figure 11.	Latch functionality - behavior in hard short-circuit condition.	17
Figure 12.	Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off).	17
Figure 13.	Standby mode activation	18
Figure 14.	Standby state diagram.	18
Figure 15.	OFF-state output current	19
Figure 16.	Standby current	19
Figure 17.	$I_{GND(ON)}$ vs. T_{case}	19
Figure 18.	Logic Input high level voltage	19
Figure 19.	Logic Input low level voltage.	20
Figure 20.	High level logic input current.	20
Figure 21.	Low level logic input current	20
Figure 22.	Logic Input hysteresis voltage.	20
Figure 23.	FaultRST Input clamp voltage.	20
Figure 24.	Undervoltage shutdown	20
Figure 25.	On-state resistance vs. T_{case}	21
Figure 26.	On-state resistance vs. V_{CC}	21
Figure 27.	Turn-on voltage slope	21
Figure 28.	Turn-off voltage slope	21
Figure 29.	W_{on} vs. T_{case}	21
Figure 30.	W_{off} vs. T_{case}	21
Figure 31.	I_{LIMH} vs. T_{case}	22
Figure 32.	OFF-state open-load voltage detection threshold	22
Figure 33.	V_{sense} clamp vs. T_{case}	22
Figure 34.	V_{senseh} vs. T_{case}	22
Figure 35.	Maximum turn off current versus inductance.	24
Figure 36.	PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	25
Figure 37.	PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)	25
Figure 38.	PowerSSO-16 $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on).	26
Figure 39.	PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)	26
Figure 40.	Thermal fitting model of a double-channel HSD in PowerSSO-16	27
Figure 41.	SO-8 on two-layers PCB (2s0p to JEDEC JESD 51-5)	28
Figure 42.	SO-8 on four-layers PCB (2s2p to JEDEC JESD 51-7)	28
Figure 43.	SO-8 $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel on)	29
Figure 44.	SO-8 thermal impedance junction ambient single pulse (one channel on).	29
Figure 45.	Thermal fitting model of a double-channel HSD in SO-8.	30
Figure 46.	PowerSSO-16 package outline	31
Figure 47.	SO-8 package outline	33
Figure 48.	PowerSSO-16 reel 13"	34
Figure 49.	PowerSSO-16 carrier tape	35
Figure 50.	PowerSSO-16 schematic drawing of leader and trailer tape	35

Figure 51.	Reel for SO-8	36
Figure 52.	SO-8 carrier tape	37
Figure 53.	SO-8 schematic drawing of leader and trailer tape.	37
Figure 54.	PowerSSO-16 marking information	38
Figure 55.	SO-8 marking information	38

List of tables

Table 1.	Pin functions	3
Table 2.	Suggested connections for unused and not connected pins	4
Table 3.	Absolute maximum ratings	5
Table 4.	Thermal data	6
Table 5.	Power section	6
Table 6.	Switching	7
Table 7.	Logic inputs	8
Table 8.	Protections	9
Table 9.	MultiSense	9
Table 10.	Truth table	15
Table 11.	MultiSense multiplexer addressing	16
Table 12.	PCB properties	25
Table 13.	Thermal parameters	27
Table 14.	PCB properties	28
Table 15.	Thermal parameters	30
Table 16.	PowerSSO-16 mechanical data	32
Table 17.	SO-8 mechanical data	33
Table 18.	Reel dimensions	34
Table 19.	PowerSSO-16 carrier tape dimensions	35
Table 20.	Reel dimensions	36
Table 21.	SO-8 carrier tape dimensions	37
Table 22.	Device summary	39
Table 23.	Document revision history	40

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[VN7050ASTR](#) [VN7050AJTR](#)