

# SiT8009B

High Frequency, Low Power Oscillator



## Features

- 100% pin-to-pin drop-in replacement to quartz-based XO
- Excellent total frequency stability as low as  $\pm 20$  ppm
- Operating temperature from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . For  $125^{\circ}\text{C}$  and/or  $-55^{\circ}\text{C}$  options, refer to [SiT8919](#) and [SiT8921](#)
- Low power consumption of 4.9 mA typical at 1.8 V
- Standby mode for longer battery life
- Fast startup time of 5 ms
- [LVCMOS/HCMOS compatible output](#)
- Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm x mm
- Instant samples with [Time Machine II](#) and [field programmable oscillators](#)
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free
- For AEC-Q100 oscillators, refer to [SiT8924](#) and [SiT8925](#)

## Applications

- Ideal for GPON/EPON, network switches, routers, servers, embedded systems
- Ideal for Ethernet, PCI-E, DDR, etc.

Related products for [automotive applications](#).

For aerospace and defense applications SiTime recommends using only [Endura™ SiT8945](#).



Order  
samples



Buy at  
SiTimeDirect



Green  
solutions



Lifetime  
warranty

## Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at  $25^{\circ}\text{C}$  and nominal supply voltage.

**Table 1. Electrical Characteristics**


Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	115	–	137	MHz	
Frequency Stability and Aging						
Frequency Stability	F_stab	-20	–	+20	ppm	Inclusive of Initial tolerance at 25°C, 1 <sup>st</sup> year aging at 25°C, and variations over operating temperature, rated power supply voltage and load.
		-25	–	+25	ppm	
		-50	–	+50	ppm	
Operating Temperature Range						
Operating Temperature Range	T_use	-20	–	+70	°C	Extended Commercial
		-40	–	+85	°C	Industrial
Supply Voltage and Current Consumption						
Supply Voltage	Vdd	1.62	1.8	1.98	V	Contact SiTime for 1.5 V support
		2.25	2.5	2.75	V	
		2.52	2.8	3.08	V	
		2.7	3.0	3.3	V	
		2.97	3.3	3.63	V	
		2.25	–	3.63	V	
Current Consumption	Idd	–	6.2	7.5	mA	No load condition, f = 125 MHz, Vdd = 2.8 V, 3.0 V, 3.3 V or 2.25 to 3.63 V
		–	5.5	6.4	mA	No load condition, f = 125 MHz, Vdd = 2.5 V
		–	4.9	5.6	mA	No load condition, f = 125 MHz, Vdd = 1.8 V
OE Disable Current	I_OD	–	–	4.2	mA	Vdd = 2.5 V to 3.3 V, OE = GND, Output in high-Z state
		–	–	4.0	mA	Vdd = 1.8 V, OE = GND, Output in high-Z state
Standby Current	I_std	–	2.6	4.3	μA	ST = GND, Vdd = 2.8 V to 3.3 V, Output is weakly pulled down
		–	1.4	2.5	μA	ST = GND, Vdd = 2.5 V, Output is weakly pulled down
		–	0.6	1.3	μA	ST = GND, Vdd = 1.8 V, Output is weakly pulled down
LVCMOS Output Characteristics						
Duty Cycle	DC	45	–	55	%	All Vdds
Rise/Fall Time	Tr, Tf	–	1	2	ns	Vdd = 2.5 V, 2.8 V, 3.0 V or 3.3 V, 20% - 80%
		–	1.3	2.5	ns	Vdd =1.8 V, 20% - 80%
		–	0.8	2	ns	Vdd = 2.25 V - 3.63 V, 20% - 80%
Output High Voltage	VOH	90%	–	–	Vdd	IOH = -4 mA (Vdd = 3.0 V or 3.3 V)
Output Low Voltage	VOL	–	–	10%	Vdd	IOL = 4 mA (Vdd = 3.0 V or 3.3 V)

**Table 1. Electrical Characteristics (continued)**

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
Input Characteristics						
Input High Voltage	VIH	70%	–	–	Vdd	Pin 1, OE or ST
Input Low Voltage	VIL	–	–	30%	Vdd	Pin 1, OE or ST
Input Pull-up Impedance	Z_in	50	87	150	kΩ	Pin 1, OE logic high or logic low, or ST logic high
		2	–	–	MΩ	Pin 1, ST logic low
Startup and Resume Timing						
Startup Time	T_start	–	–	5	ms	Measured from the time Vdd reaches its rated minimum value
Enable/Disable Time	T_oe	–	–	122	ns	f = 137 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles
Resume Time	T_resume	–	–	5	ms	Measured from the time ST pin crosses 50% threshold
Jitter						
RMS Period Jitter	T_jitt	–	1.9	3	ps	f = 125 MHz, Vdd = 2.5 V, 2.8 V, 3.0 V or 3.3 V
		–	1.8	4	ps	f = 125 MHz, Vdd = 1.8 V
Peak-to-peak Period Jitter	T_pk	–	12	25	ps	f = 125 MHz, Vdd = 2.5 V, 2.8 V, 3.0 V or 3.3 V
		–	14	30	ps	f = 125 MHz, Vdd = 1.8 V
RMS Phase Jitter (random)	T_phj	–	0.5	0.9	ps	Integration bandwidth = 900 kHz to 7.5 MHz
		–	1.3	2	ps	Integration bandwidth = 12 kHz to 20 MHz

**Table 2. Pin Description**

Pin	Symbol		Functionality
1	OE/ $\overline{\text{ST}}$ /NC	Output Enable	H <sup>[1]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled.
		Standby	H <sup>[1]</sup> : specified frequency output L: output is low (weak pull down). Device goes to sleep mode. Supply current reduces to I <sub>std</sub> .
		No Connect	Any voltage between 0 and V <sub>DD</sub> or Open <sup>[1]</sup> : Specified frequency output. Pin 1 has no function.
2	GND	Power	Electrical ground
3	OUT	Output	Oscillator output
4	VDD	Power	Power supply voltage <sup>[2]</sup>


**Figure 1. Pin Assignments**
**Notes:**

1. In OE or  $\overline{\text{ST}}$  mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
2. A capacitor of value 0.1 μF or higher between V<sub>DD</sub> and GND is required.

**Table 3. Absolute Maximum Limits**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
Vdd	-0.5	4	V
Electrostatic Discharge	–	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	–	260	°C
Junction Temperature <sup>[3]</sup>	–	150	°C

**Note:**

3. Exceeding this temperature for extended period of time may damage the device.

**Table 4. Thermal Consideration<sup>[4]</sup>**

Package	$\theta_{JA}$ , 4 Layer Board (°C/W)	$\theta_{JA}$ , 2 Layer Board (°C/W)	$\theta_{JC}$ , Bottom (°C/W)
7050	142	273	30
5032	97	199	24
3225	109	212	27
2520	117	222	26
2016	152	252	36

**Note:**

4. Refer to JESD51 for  $\theta_{JA}$  and  $\theta_{JC}$  definitions, and reference layout used to determine the  $\theta_{JA}$  and  $\theta_{JC}$  values in the above table.

**Table 5. Maximum Operating Junction Temperature<sup>[5]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	80°C
85°C	95°C


**Note:**

5. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.


**Table 6. Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C

## Test Circuit and Waveform<sup>[6]</sup>



**Figure 2. Test Circuit**




**Figure 3. Waveform**


**Note:**

6. Duty Cycle is computed as  $\text{Duty Cycle} = \text{TH} / \text{Period}$ .


## Timing Diagrams




**Figure 4. Startup Timing (OE/ST Mode)**



**Figure 5. Standby Resume Timing (ST Mode Only)**



**Figure 6. OE Enable Timing (OE Mode Only)**




**Figure 7. OE Disable Timing (OE Mode Only)**


**Note:**

7. SiT8009 has “no runt” pulses and “no glitch” output during startup or resume.


## Performance Plots<sup>[8]</sup>




**Figure 8.  $I_{dd}$  vs Frequency**




**Figure 9. Frequency vs Temperature, 1.8 V**




**Figure 10. RMS Period Jitter vs Frequency**



**Figure 11. Duty Cycle vs Frequency**




**Figure 12. 20%-80% Rise Time vs Temperature**




**Figure 13. 20%-80% Fall Time vs Temperature**

## Performance Plots<sup>[8]</sup>



**Figure 14. RMS Integrated Phase Jitter Random (12 kHz to 20 MHz) vs Frequency<sup>[9]</sup>**



**Figure 15. RMS Integrated Phase Jitter Random (900 kHz to 20 MHz) vs Frequency<sup>[9]</sup>**

### Notes:

8. All plots are measured with 15 pF load at room temperature, unless otherwise stated.
9. Phase noise plots are measured with Agilent E5052B signal source analyzer. Integration range is up to 5 MHz for carrier frequencies below 40 MHz.

## Programmable Drive Strength


The SiT8009 includes a programmable drive strength feature to provide a simple, flexible tool to optimize the clock rise/fall time for specific applications. Benefits from the programmable drive strength feature are:

- Improves system radiated electromagnetic interference (EMI) by slowing down the clock rise/fall time
- Improves the downstream clock receiver's (RX) jitter by decreasing (speeding up) the clock rise/fall time.
- Ability to drive large capacitive loads while maintaining full swing with sharp edge rates.

For more detailed information about rise/fall time control and drive strength selection, see the [SiTime Application Notes section](#).

## EMI Reduction by Slowing Rise/Fall Time

Figure 16 shows the harmonic power reduction as the rise/fall times are increased (slowed down). The rise/fall times are expressed as a ratio of the clock period. For the ratio of 0.05, the signal is very close to a square wave. For the ratio of 0.45, the rise/fall times are very close to near-triangular waveform. These results, for example, show that the 11th clock harmonic can be reduced by 35 dB if the rise/fall edge is increased from 5% of the period to 45% of the period.



**Figure 16. Harmonic EMI reduction as a Function of Slower Rise/Fall Time**

## Jitter Reduction with Faster Rise/Fall Time

Power supply noise can be a source of jitter for the downstream chipset. One way to reduce this jitter is to speed up the rise/fall time of the input clock. Some chipsets may also require faster rise/fall time in order to reduce their sensitivity to this type of jitter. Refer to the [Rise/Fall Time Tables \(Table 7 to Table 11\)](#) to determine the proper drive strength.

## High Output Load Capability

The rise/fall time of the input clock varies as a function of the actual capacitive load the clock drives. At any given drive strength, the rise/fall time becomes slower as the output load increases. As an example, for a 3.3 V SiT8009 device with default drive strength setting, the typical rise/fall time is 0.46 ns for 5 pF output load. The typical rise/fall time slows down to 1 ns when the output load increases to 15 pF. One can choose to speed up the rise/fall time to 0.72 ns by then increasing the driven strength setting on the SiT8009 to "F".

The SiT8009 can support up to 30 pF or higher in maximum capacitive loads with up to 3 additional drive strength settings. Refer to the [Rise/Fall Time Tables \(Table 7 to 11\)](#) to determine the proper drive strength for the desired combination of output load vs. rise/fall time.

## SiT8009 Drive Strength Selection

Tables 7 through 11 define the rise/fall time for a given capacitive load and supply voltage.

1. Select the table that matches the SiT8009 nominal supply voltage (1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V).
2. Select the capacitive load column that matches the application requirement (5 pF to 30 pF)
3. Under the capacitive load column, select the desired rise/fall times.
4. The left-most column represents the part number code for the corresponding drive strength.
5. Add the drive strength code to the part number for ordering purposes.

## Calculating Maximum Frequency

Based on the rise and fall time data given in [Table 7 through 11](#), the maximum frequency the oscillator can operate with guaranteed full swing of the output voltage over temperature as follows:

$$\text{Max Frequency} = \frac{1}{5 \times \text{Trf}_{20/80}}$$

where  $\text{Trf}_{20/80}$  is the typical value for 20%-80% rise/fall time.

## Example 1

Calculate  $f_{\text{MAX}}$  for the following condition:

- $V_{\text{dd}} = 3.3 \text{ V}$  ([Table 11](#))
- Capacitive Load: 30 pF
- Desired Tr/f time = 1.46 ns  
(rise/fall time part number code = U)

Part number for the above example:

SiT8009BIU12-33E-136.986300



Drive strength code is inserted here. Default setting is "-".

## Rise/Fall Time (20% to 80%) vs C<sub>LOAD</sub> Tables

**Table 7. V<sub>dd</sub> = 1.8 V Rise/Fall Times for Specific C<sub>LOAD</sub>**

Rise/Fall Time Typ (ns)			
Drive Strength \ C <sub>LOAD</sub>	5 pF	15 pF	30 pF
T	0.93	n/a	n/a
E	0.78	n/a	n/a
U	0.70	1.4	n/a
F or "-": default	0.65	1.3	n/a

**Table 8. V<sub>dd</sub> = 2.5 V Rise/Fall Times for Specific C<sub>LOAD</sub>**

Rise/Fall Time Typ (ns)			
Drive Strength \ C <sub>LOAD</sub>	5 pF	15 pF	30 pF
R	1.45	n/a	n/a
B	1.09	n/a	n/a
T	0.62	1.28	n/a
E	0.54	1.00	n/a
U or "-": default	0.43	0.96	n/a
F	0.34	0.88	n/a

**Table 9. V<sub>dd</sub> = 2.8 V Rise/Fall Times for Specific C<sub>LOAD</sub>**

Rise/Fall Time Typ (ns)			
Drive Strength \ C <sub>LOAD</sub>	5 pF	15 pF	30 pF
R	1.29	n/a	n/a
B	0.97	n/a	n/a
T	0.55	1.12	n/a
E	0.44	1.00	n/a
U or "-": default	0.34	0.88	n/a
F	0.29	0.81	1.48

**Table 10. V<sub>dd</sub> = 3.0 V Rise/Fall Times for Specific C<sub>LOAD</sub>**

Rise/Fall Time Typ (ns)			
Drive Strength \ C <sub>LOAD</sub>	5 pF	15 pF	30 pF
R	1.22	n/a	n/a
B	0.89	n/a	n/a
T or "-": default	0.51	1.00	n/a
E	0.38	0.92	n/a
U	0.30	0.83	n/a
F	0.27	0.76	1.39

**Table 11. V<sub>dd</sub> = 3.3 V Rise/Fall Times for Specific C<sub>LOAD</sub>**

Rise/Fall Time Typ (ns)			
Drive Strength \ C <sub>LOAD</sub>	5 pF	15 pF	30 pF
R	1.16	n/a	n/a
B	0.81	n/a	n/a
T or "-": default	0.46	1.00	n/a
E	0.33	0.87	n/a
U	0.28	0.79	1.46
F	0.25	0.72	1.31

**Note:**

- "n/a" in Table 7 to Table 11 indicates that the resulting rise/fall time from the respective combination of the drive strength and output load does not provide rail-to-rail swing and is not available.



## Pin 1 Configuration Options (OE, $\overline{ST}$ , or NC)

Pin 1 of the SiT8009 can be factory-programmed to support three modes: Output Enable (OE), standby ( $\overline{ST}$ ) or No Connect (NC). These modes can also be programmed with the Time Machine using field programmable devices.

### Output Enable (OE) Mode

In the OE mode, applying logic Low to the OE pin only disables the output driver and puts it in Hi-Z mode. The core of the device continues to operate normally. Power consumption is reduced due to the inactivity of the output. When the OE pin is pulled High, the output is typically enabled in  $<1\mu\text{s}$ .

### Standby ( $\overline{ST}$ ) Mode

In the  $\overline{ST}$  mode, a device enters into the standby mode when Pin 1 pulled Low. All internal circuits of the device are turned off. The current is reduced to a standby current, typically in the range of a few  $\mu\text{A}$ . When  $\overline{ST}$  is pulled High, the device goes through the “resume” process, which can take up to 5 ms.

### No Connect (NC) Mode

In the NC mode, the device always operates in its normal mode and outputs the specified frequency regardless of the logic level on pin 1.

Table 12 below summarizes the key relevant parameters in the operation of the device in OE,  $\overline{ST}$ , or NC mode.


**Table 12. OE vs.  $\overline{ST}$  vs. NC**

	OE	ST	NC
Active current 125 MHz (max, 1.8 V)	5.6 mA	5.6 mA	5.6 mA
OE disable current (max, 1.8 V)	4.0 mA	N/A	N/A
Standby current (typical 1.8 V)	N/A	0.6 $\mu\text{A}$	N/A
OE enable time at 125 MHz (max)	124 ns	N/A	N/A
Resume time from standby (max, all frequency)	N/A	5 ms	N/A
Output driver in OE disable/standby mode	High Z	weak pull-down	N/A


### Output on Startup and Resume

The SiT8009 comes with gated output. Its clock output is accurate to the rated frequency stability within the first pulse from initial device startup or resume from the standby mode.

In addition, the SiT8009 has NO RUNT, NO GLITCH output during startup or resume as shown in the waveform captures in [Figure 17](#) and [Figure 18](#).



**Figure 17. Startup Waveform vs. Vdd**



**Figure 18. Startup Waveform vs. Vdd  
(Zoomed-in View of Figure 17)**

## Instant Samples with Time Machine and Field Programmable Oscillators

SiTime supports a field programmable version of the [SiT8009 high frequency, high temperature oscillator](#) for fast prototyping and real time customization of features. The field programmable devices (FP devices) are available for all five standard SiT8009 package sizes and can be configured to one's exact specification using the Time Machine II, an USB powered MEMS oscillator programmer.

### Customizable Features of the SiT8009 FP Devices Include

- Frequencies between 115 MHz – 137 MHz
- Three frequency stability options,  $\pm 20$  ppm,  $\pm 25$  ppm,  $\pm 50$  ppm
- Two operating temperatures,  $-20$  to  $70^{\circ}\text{C}$  or  $-40$  to  $85^{\circ}\text{C}$
- Six supply voltage options, 1.8 V, 2.5 V, 2.8 V, 3.0 V, 3.3 V and 2.25 to 3.63 V continuous
- Output drive strength
- OE,  $\overline{ST}$ , or NC mode

For more information regarding SiTime's field programmable solutions, see [Time Machine II](#) and [Field Programmable Oscillators](#).

SiT8009 is factory-programmed per customer ordering codes for volume delivery.


Package Size – Dimensions (Unit: mm) <sup>[1]</sup>					Recommended Land Pattern (Unit: mm) <sup>[12]</sup>																																																																				
<b>2.0 x 1.6 x 0.75 mm</b>																																																																									
<table border="1"> <thead> <tr> <th></th><th>SYMBOL</th><th>MIN</th><th>NOM</th><th>MAX</th></tr> </thead> <tbody> <tr> <td>PACKAGE THICKNESS</td><td>A</td><td>0.700</td><td>0.750</td><td>0.800</td></tr> <tr> <td>STAND OFF</td><td>A1</td><td>0.000</td><td>0.020</td><td>0.050</td></tr> <tr> <td rowspan="2">BODY SIZE</td><td>X</td><td>D</td><td>1.600</td><td>BSC</td></tr> <tr> <td>Y</td><td>E</td><td>2.000</td><td>BSC</td></tr> <tr> <td rowspan="2">LEAD WIDTH</td><td>b</td><td>0.430</td><td>0.480</td><td>0.530</td></tr> <tr> <td>b1</td><td>0.230</td><td>0.280</td><td>0.330</td></tr> <tr> <td rowspan="2">LEAD LENGTH</td><td>L</td><td>0.580</td><td>0.680</td><td>0.780</td></tr> <tr> <td>L1</td><td>0.100</td><td>REF</td><td></td></tr> <tr> <td>LEAD PITCH</td><td>e</td><td>0.930</td><td>BSC</td><td></td></tr> <tr> <td>RADIUS</td><td>F</td><td>0.100</td><td>REF</td><td></td></tr> <tr> <td>PACKAGE TOLERANCE</td><td>aaa</td><td>0.050</td><td></td><td></td></tr> <tr> <td>MOLD FLATNESS</td><td>bbb</td><td>0.100</td><td></td><td></td></tr> <tr> <td>COPLANARITY</td><td>ccc</td><td>0.080</td><td></td><td></td></tr> </tbody> </table> <p>NOTES</p> <p>1. Dimensioning and tolerance conform to ASME Y14.5-2009</p> <p>2. All dimensions are in millimeters.</p>								SYMBOL	MIN	NOM	MAX	PACKAGE THICKNESS	A	0.700	0.750	0.800	STAND OFF	A1	0.000	0.020	0.050	BODY SIZE	X	D	1.600	BSC	Y	E	2.000	BSC	LEAD WIDTH	b	0.430	0.480	0.530	b1	0.230	0.280	0.330	LEAD LENGTH	L	0.580	0.680	0.780	L1	0.100	REF		LEAD PITCH	e	0.930	BSC		RADIUS	F	0.100	REF		PACKAGE TOLERANCE	aaa	0.050			MOLD FLATNESS	bbb	0.100			COPLANARITY	ccc	0.080		
	SYMBOL	MIN	NOM	MAX																																																																					
PACKAGE THICKNESS	A	0.700	0.750	0.800																																																																					
STAND OFF	A1	0.000	0.020	0.050																																																																					
BODY SIZE	X	D	1.600	BSC																																																																					
	Y	E	2.000	BSC																																																																					
LEAD WIDTH	b	0.430	0.480	0.530																																																																					
	b1	0.230	0.280	0.330																																																																					
LEAD LENGTH	L	0.580	0.680	0.780																																																																					
	L1	0.100	REF																																																																						
LEAD PITCH	e	0.930	BSC																																																																						
RADIUS	F	0.100	REF																																																																						
PACKAGE TOLERANCE	aaa	0.050																																																																							
MOLD FLATNESS	bbb	0.100																																																																							
COPLANARITY	ccc	0.080																																																																							
					<table border="1"> <thead> <tr> <th>TITLE</th><th>4L PQFN</th><th>DWG. NO.</th><th>POD-PQFN-004-X01620-026</th></tr> </thead> <tbody> <tr> <td>1.60x2.00x0.75 mm</td><td>REV.</td><td>SHEET</td><td></td></tr> <tr> <td>DATE</td><td>01-APR-2019</td><td>A02</td><td>1 OF 2</td></tr> </tbody> </table>		TITLE	4L PQFN	DWG. NO.	POD-PQFN-004-X01620-026	1.60x2.00x0.75 mm	REV.	SHEET		DATE	01-APR-2019	A02	1 OF 2																																																							
TITLE	4L PQFN	DWG. NO.	POD-PQFN-004-X01620-026																																																																						
1.60x2.00x0.75 mm	REV.	SHEET																																																																							
DATE	01-APR-2019	A02	1 OF 2																																																																						
<b>2.5 x 2.0 x 0.75 mm</b>																																																																									
<table border="1"> <thead> <tr> <th></th><th>SYMBOL</th><th>MIN</th><th>NOM</th><th>MAX</th></tr> </thead> <tbody> <tr> <td>PACKAGE THICKNESS</td><td>A</td><td>0.700</td><td>0.750</td><td>0.800</td></tr> <tr> <td>THICKNESS</td><td>A1</td><td>0.000</td><td>0.020</td><td>0.050</td></tr> <tr> <td rowspan="2">BODY SIZE</td><td>X</td><td>D</td><td>2.000</td><td>BSC</td></tr> <tr> <td>Y</td><td>E</td><td>2.500</td><td>BSC</td></tr> <tr> <td>LEAD WIDTH</td><td>b</td><td>0.300</td><td>0.350</td><td>0.400</td></tr> <tr> <td>LEAD LENGTH</td><td>L</td><td>0.650</td><td>0.750</td><td>0.850</td></tr> <tr> <td>LEAD PITCH</td><td>e</td><td>1.250</td><td>BSC</td><td></td></tr> <tr> <td>PACKAGE TOLERANCE</td><td>aaa</td><td>0.050</td><td></td><td></td></tr> <tr> <td>MOLD FLATNESS</td><td>bbb</td><td>0.100</td><td></td><td></td></tr> <tr> <td>COPLANARITY</td><td>ccc</td><td>0.080</td><td></td><td></td></tr> </tbody> </table> <p>NOTES</p> <p>1. Dimensioning and tolerance conform to ASME Y14.5-2009</p> <p>2. All dimensions are in millimeters.</p>								SYMBOL	MIN	NOM	MAX	PACKAGE THICKNESS	A	0.700	0.750	0.800	THICKNESS	A1	0.000	0.020	0.050	BODY SIZE	X	D	2.000	BSC	Y	E	2.500	BSC	LEAD WIDTH	b	0.300	0.350	0.400	LEAD LENGTH	L	0.650	0.750	0.850	LEAD PITCH	e	1.250	BSC		PACKAGE TOLERANCE	aaa	0.050			MOLD FLATNESS	bbb	0.100			COPLANARITY	ccc	0.080															
	SYMBOL	MIN	NOM	MAX																																																																					
PACKAGE THICKNESS	A	0.700	0.750	0.800																																																																					
THICKNESS	A1	0.000	0.020	0.050																																																																					
BODY SIZE	X	D	2.000	BSC																																																																					
	Y	E	2.500	BSC																																																																					
LEAD WIDTH	b	0.300	0.350	0.400																																																																					
LEAD LENGTH	L	0.650	0.750	0.850																																																																					
LEAD PITCH	e	1.250	BSC																																																																						
PACKAGE TOLERANCE	aaa	0.050																																																																							
MOLD FLATNESS	bbb	0.100																																																																							
COPLANARITY	ccc	0.080																																																																							
					<table border="1"> <thead> <tr> <th>TITLE</th><th>4L PQFN</th><th>DWG. NO.</th><th>POD-PQFN-004-X02025-010</th></tr> </thead> <tbody> <tr> <td>2.00x2.50x0.75 mm</td><td>REV.</td><td>SHEET</td><td></td></tr> <tr> <td>DATE</td><td>01-APR-2019</td><td>A02</td><td>1 OF 2</td></tr> </tbody> </table>		TITLE	4L PQFN	DWG. NO.	POD-PQFN-004-X02025-010	2.00x2.50x0.75 mm	REV.	SHEET		DATE	01-APR-2019	A02	1 OF 2																																																							
TITLE	4L PQFN	DWG. NO.	POD-PQFN-004-X02025-010																																																																						
2.00x2.50x0.75 mm	REV.	SHEET																																																																							
DATE	01-APR-2019	A02	1 OF 2																																																																						

## Dimensions and Patterns (continued)

Package Size – Dimensions (Unit: mm) <sup>[1]</sup>				
3.2 x 2.5 x 0.75 mm				
	SYMBOL	MIN	NOM	MAX
PACKAGE THICKNESS	A	0.700	0.750	0.800
STAND OFF	A1	0.000	0.020	0.050
BODY SIZE	X	D	2.500	BSC
	Y	E	3.200	BSC
LEAD WIDTH	b	0.800	0.900	1.000
LEAD LENGTH	L	0.700	0.800	0.900
	L1	0.100	REF	
LEAD PITCH	e	2.100	BSC	
RADIUS	F	0.450	REF	
	F1	0.120	REF	
PACKAGE TOLERANCE	aaa	0.050		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
NOTES				
1. Dimensioning and tolerance conform to ASME Y14.5-2009				
2. All dimensions are in millimeters.				
TITLE		DWG NO.		
4L PQFN		POD-PQFN-004-X03225-002		
3.20x2.50x0.75 mm		REV.	SHEET	
DATE	01-APR-2019	A04	1 OF 2	

Package Size – Dimensions (Unit: mm) <sup>[1]</sup>				
5.0 x 3.2 x 0.75 mm				
	SYMBOL	MIN	NOM	MAX
PACKAGE THICKNESS	A	0.700	0.750	0.800
STAND OFF	A1	0.000	0.020	0.050
BODY SIZE	X	D	3.200	BSC
	Y	E	5.000	BSC
LEAD WIDTH	b	1.000	1.100	1.200
LEAD LENGTH	L	1.050	1.100	1.150
	L1	1.200	REF	
LEAD PITCH	e	2.390	BSC	
RADIUS	F	0.575		
PACKAGE TOLERANCE	aaa	0.050		
MOLD FLATNESS	bbb	0.100		
COPLANARITY	ccc	0.080		
NOTES				
1. Dimensioning and tolerance conform to ASME Y14.5-2009				
2. All dimensions are in millimeters.				
TITLE		DWG NO.		
4L PQFN		POD-PQFN-004-X05032-003		
5.00x3.20x0.75 mm		REV.	SHEET	
DATE	01-APR-2019	A04	1 OF 2	

Dimensions and Patterns (continued)




Notes:

- 11. Top marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
- 12. A capacitor of value 0.1  $\mu$ F or higher between Vdd and GND is required.

## Ordering Information

The Part No. Guide is for reference only.

To customize and build an exact part number, use the SiTime [Part Number Generator](#).



**Table 13. Ordering Codes for Supported Tape & Reel Packing Method**

Device Size (mm x mm)	16 mm T&R (3ku)	16 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	8 mm T&R (3ku)	8 mm T&R (1ku)
2.0 x 1.6	—	—	—	—	D	E
2.5 x 2.0	—	—	—	—	D	E
3.2 x 2.5	—	—	—	—	D	E
5.0 x 3.2	—	—	T	Y	—	—
7.0 x 5.0	T	Y	—	—	—	—

Table 14. Additional Information

Document	Description	Download Link
Time Machine II	MEMS oscillator programmer	<a href="http://www.sitime.com/support/time-machine-oscillator-programmer">http://www.sitime.com/support/time-machine-oscillator-programmer</a>
Field Programmable Oscillators	Devices that can be programmable in the field by Time Machine II	<a href="http://www.sitime.com/products/field-programmable-oscillators">http://www.sitime.com/products/field-programmable-oscillators</a>
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	<a href="https://www.sitime.com/sites/default/files/gated/Manufacturing-Notes-for-SiTime-Products.pdf">https://www.sitime.com/sites/default/files/gated/Manufacturing-Notes-for-SiTime-Products.pdf</a>
Qualification Reports	RoHS report, reliability reports, composition reports	<a href="http://www.sitime.com/support/quality-and-reliability">http://www.sitime.com/support/quality-and-reliability</a>
Performance Reports	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	<a href="http://www.sitime.com/support/performance-measurement-report">http://www.sitime.com/support/performance-measurement-report</a>
Termination Techniques	Termination design recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>
Layout Techniques	Layout recommendations	<a href="http://www.sitime.com/support/application-notes">http://www.sitime.com/support/application-notes</a>

Table 15. Revision History

Revision	Release Date	Change Summary
1.0	10-Jun-2014	Final production release
1.01	7-May-2015	Revised the Electrical Characteristics, Timing Diagrams and Performance Plots Revised 2016 package diagram
1.02	18-Jun-2015	Added 16 mm T&R information to <a href="#">Table 13</a> Revised 12 mm T&R information to <a href="#">Table 13</a>
1.03	30-Aug-2016	Revised part number example in the ordering information
1.04	9-Jan-2018	Updated logo and company address, other page layout changes Revised 2520 package land pattern
1.05	9-Jul-2020	Updated ordering information with “YY” supply voltage option Updated ordering information with note
1.06	15-Mar-2021	Updated hyperlinks, trademarks and changed rev table date format Updated Dimensions and Patterns drawings Removed “YY” supply voltage option from Ordering Information
1.07	1-Jan-2023	Updated company disclaimer, links, references and icons

**SiTime Corporation**, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | **Phone:** +1-408-328-4400 | **Fax:** +1-408-328-4439

© SiTime Corporation 2019-2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS: USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For aerospace and defense applications, SiTime recommends using only [Endura™ ruggedized products](#).

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.

## Supplemental Information

The Supplemental Information section is not part of the datasheet and is for informational purposes only.

## Best Reliability

Silicon is inherently more reliable than quartz. Unlike quartz suppliers, SiTime has in-house MEMS and analog CMOS expertise, which allows SiTime to develop the most reliable products. Figure 1 shows a comparison with quartz technology.

### Why is SiTime Best in Class:

- SiTime's MEMS resonators are vacuum sealed using an advanced EpiSeal® process, which eliminates foreign particles and improves long term aging and reliability
- World-class MEMS and CMOS design expertise




Figure 1. Reliability Comparison<sup>[1]</sup>

## Best Aging

Unlike quartz, MEMS oscillators have excellent long term aging performance which is why every new SiTime product specifies 10-year aging. A comparison is shown in Figure 2.

### Why is SiTime Best in Class:

- SiTime's MEMS resonators are vacuum sealed using an advanced EpiSeal® process, which eliminates foreign particles and improves long term aging and reliability
- Inherently better immunity of electrostatically driven MEMS resonator




Figure 2. Aging Comparison<sup>[2]</sup>

## Best Electro Magnetic Susceptibility (EMS)

SiTime's oscillators in plastic packages are up to 54 times more immune to external electromagnetic fields than quartz oscillators as shown in Figure 3.

### Why is SiTime Best in Class:

- Internal differential architecture for best common mode noise rejection
- Electrostatically driven MEMS resonator is more immune to EMS




Figure 3. Electro Magnetic Susceptibility (EMS)<sup>[3]</sup>

## Best Power Supply Noise Rejection

SiTime's MEMS oscillators are more resilient against noise on the power supply. A comparison is shown in Figure 4.

### Why is SiTime Best in Class:

- On-chip regulators and internal differential architecture for common mode noise rejection
- MEMS resonator is paired with advanced analog CMOS IC




Figure 4. Power Supply Noise Rejection<sup>[4]</sup>



## Best Vibration Robustness

High-vibration environments are all around us. All electronics, from handheld devices to enterprise servers and storage systems are subject to vibration. Figure 5 shows a comparison of vibration robustness.

### Why is SiTime Best in Class:

- The moving mass of SiTime's MEMS resonators is up to 3000 times smaller than quartz
- Center-anchored MEMS resonator is the most robust design




Figure 5. Vibration Robustness<sup>[5]</sup>

### Figure labels:

- TXC = TXC
- Epson = EPSN
- Connor Winfield = CW
- Kyocera = KYCA
- SiLabs = SLAB
- SiTime = EpiSeal MEMS

## Best Shock Robustness

SiTime's oscillators can withstand at least 50,000 g shock. They all maintain their electrical performance in operation during shock events. A comparison with quartz devices is shown in Figure 6.

### Why is SiTime Best in Class:

- The moving mass of SiTime's MEMS resonators is up to 3000 times smaller than quartz
- Center-anchored MEMS resonator is the most robust design




Figure 6. Shock Robustness<sup>[6]</sup>

## Notes:

1. Data source: Reliability documents of named companies.
2. Data source: SiTime and quartz oscillator devices datasheets.
3. Test conditions for Electro Magnetic Susceptibility (EMS):
  - According to IEC EN61000-4.3 (Electromagnetic compatibility standard)
  - Field strength: 3V/m
  - Radiated signal modulation: AM 1 kHz at 80% depth
  - Carrier frequency scan: 80 MHz – 1 GHz in 1% steps
  - Antenna polarization: Vertical
  - DUT position: Center aligned to antenna

## Devices used in this test:

Label	Manufacturer	Part Number	Technology
EpiSeal MEMS	SiTime	SIT9120AC-1D2-33E156.250000	MEMS + PLL
EPSN	Epson	EG-2102CA156.2500M-PHPAL3	Quartz, SAW
TXC	TXC	BB-156.250MBE-T	Quartz, 3 <sup>rd</sup> Overtone
CW	Conner Winfield	P123-156.25M	Quartz, 3 <sup>rd</sup> Overtone
KYCA	AVX Kyocera	KC7050T156.250P30E00	Quartz, SAW
SLAB	SiLab	590AB-BDG	Quartz, 3 <sup>rd</sup> Overtone + PLL

4. 50 mV pk-pk Sinusoidal voltage.

## Devices used in this test:

Label	Manufacturer	Part Number	Technology
EpiSeal MEMS	SiTime	SIT8208AI-33-33E-25.000000	MEMS + PLL
NDK	NDK	NZ2523SB-25.6M	Quartz
KYCA	AVX Kyocera	KC2016B25M0C1GE00	Quartz
EPSN	Epson	SG-310SCF-25M0-MB3	Quartz

5. Devices used in this test:  
same as EMS test stated in Note 3.
6. Test conditions for shock test:
  - MIL-STD-883F Method 2002
  - Condition A: half sine wave shock pulse, 500-g, 1ms
  - Continuous frequency measurement in 100  $\mu$ s gate time for 10 seconds
- Devices used in this test:  
same as EMS test stated in Note 3.
7. Additional data, including setup and detailed results, is available upon request to qualified customer. Please contact [productsupport@sitime.com](mailto:productsupport@sitime.com).

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## SiTime:

[SIT8009BC-12-18E-125.000000E](#) [SiT8009BC-83-33E-125.00000X](#) [SiT8009BC-23-33S-125.00000G](#) [SiT8009BC-11-XXE-125.000000G](#) [SiT8009BC-13-33E-125.000000G](#) [SiT8009BC-23-33E-125.000000G](#) [SiT8009BC-31-18E-125.000000X](#) [SiT8009BC-83-33E-125.000000Y](#) [SiT8009BC-83-33E-125.000000X](#) [SiT8009BC-83-33E-133.000000X](#) [SiT8009BI-13-18E-133.333333G](#) [SiT8009BI-21-33E-125.000000G](#) [SiT8009BI-23-33E-125.000000G](#) [SiT8009BI-82-33E-125.000000X](#) [SIT8009BC-23-33S-125.000000G](#) [SiT8009BI-13-33E-125.000000E](#) [SiT8009BI-13-33E-125.000000D](#) [SIT8009BI-11-XXX-000.FP0000G](#) [SIT8009BI-21-XXX-000.FP0000G](#) [SIT8009BI-71-XXX-000.FP0000G](#) [SIT8009BI-31-XXX-000.FP0000X](#) [SIT8009BI-81-XXX-000.FP0000X](#) [SiT8009AC-13-33E-125.000000E](#) [SiT8009BC-23-18E-125.000000D](#) [SiT8009BC-23-25E-125.000000E](#) [SiT8009BC-33-33E-125.000000Y](#) [SiT8009AI-33-33E-125.000000Y](#) [SiT8009AC-83-25E-125.000000Y](#) [SiT8009BI-13-25E-125.000000E](#) [SiT8009AC-83-25E-125.000000T](#) [SiT8009BI-11-XXE-125.000000E](#) [SiT8009BI-13-18E-133.333333E](#) [SiT8009BI-82-33E-133.000000T](#) [SiT8009BI-13-25E-125.000000D](#) [SiT8009AI-13-33E-125.000000D](#)