

Full Speed USB Flash MCU Family

Analog Peripherals

- 10-Bit ADC

- Up to 200 ksps
- Built-in analog multiplexer with single-ended and differential mode
- VREF from external pin, internal reference, or V_{DD}
- Built-in temperature sensor
 External conversion start input option
- External conversion start input op
 Two comparators
- Internal voltage reference

- Brown-out detector and POR Circuitry

USB Function Controller

- USB specification 2.0 compliant
- Full speed (12 Mbps) or low speed (1.5 Mbps) operation
- Integrated clock recovery; no external crystal required for full speed or low speed
- Supports eight flexible endpoints
- 1 kB USB buffer memory
- Integrated transceiver; no external resistors required

On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (No emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets

Voltage Supply Input: 2.7 to 5.25 V

 Voltages from 3.6 to 5.25 V supported using On-Chip Voltage Regulator

High Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of Instructions in 1 or 2 system clocks
- 48 MIPS and 25 MIPS versions available.
- Expanded interrupt handler

Memory

- 4352 or 2304 Bytes RAM
- 64 or 32 kB Flash; In-system programmable in 512-byte sectors

Digital Peripherals

- 40/25 Port I/O; All 5 V tolerant with high sink current
- Hardware enhanced SPI™, SMBus™, and one or two enhanced UART serial ports
- Four general purpose 16-bit counter/timers
- 16-bit programmable counter array (PCA) with five capture/compare modules
- External Memory Interface (EMIF)


Clock Sources

- Internal Oscillator: 0.25% accuracy with clock recovery enabled. Supports all USB and UART modes
- External Oscillator: Crystal, RC, C, or clock (1 or 2 Pin modes)
- Low Frequency (80 kHz) Internal Oscillator
- Can switch between clock sources on-the-fly

Packages

- 48-pin TQFP (C8051F340/1/4/5)
- 32-pin LQFP (C8051F342/3/6/7)

Temperature Range: -40 to +85 °C



NOTES:



Table of Contents

1.	System Overview	19
	1.1. CIP-51™ Microcontroller Core	
	1.1.1. Fully 8051 Compatible	
	1.1.2. Improved Throughput	
	1.1.3. Additional Features	
	1.2. On-Chip Memory	25
	1.3. Universal Serial Bus Controller	26
	1.4. Voltage Regulator	27
	1.5. On-Chip Debug Circuitry	
	1.6. Programmable Digital I/O and Crossbar	
	1.7. Serial Ports	
	1.8. Programmable Counter Array	
	1.9. 10-Bit Analog to Digital Converter	
	1.10.Comparators	
2.	Absolute Maximum Ratings	
3.	Global DC Electrical Characteristics	
4.	Pinout and Package Definitions	
5.	10-Bit ADC (ADC0)	
	5.1. Analog Multiplexer	
	5.2. Temperature Sensor	
	5.3. Modes of Operation	
	5.3.1. Starting a Conversion	
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
	5.4. Programmable Window Detector	
	5.4.1. Window Detector In Single-Ended Mode	
•	5.4.2. Window Detector In Differential Mode	
	Voltage Reference	
7.		
ð.	Voltage Regulator (REG0)	
	8.1. Regulator Mode Selection	
•	8.2. VBUS Detection	
9.	CIP-51 Microcontroller	
	9.1. Instruction Set	
	9.1.1. Instruction and CPU Timing	
	9.1.2. MOVX Instruction and Program Memory	
	9.2. Memory Organization	
	9.2.1. Program Memory	
	9.2.2. Data Memory	
	9.2.3. General Purpose Registers 9.2.4. Bit Addressable Locations	
	9.2.4. Bit Addressable Locations	
	9.2.6. Special Function Registers	сo



9.2.7. Register Descriptions	
9.3. Interrupt Handler	
9.3.1. MCU Interrupt Sources and Vectors	
9.3.2. External Interrupts	
9.3.3. Interrupt Priorities	92
9.3.4. Interrupt Latency	
9.3.5. Interrupt Register Descriptions	
9.4. Power Management Modes	
9.4.1. Idle Mode	100
9.4.2. Stop Mode	100
10. Prefetch Engine	103
11. Reset Sources	
11.1.Power-On Reset	106
11.2.Power-Fail Reset / VDD Monitor	107
11.3.External Reset	108
11.4.Missing Clock Detector Reset	108
11.5.Comparator0 Reset	108
11.6.PCA Watchdog Timer Reset	108
11.7.Flash Error Reset	108
11.8.Software Reset	109
11.9.USB Reset	109
12. Flash Memory	113
12.1.Programming The Flash Memory	113
12.1.1.Flash Lock and Key Functions	
12.1.2.Flash Erase Procedure	
12.1.3.Flash Write Procedure	
12.2.Non-volatile Data Storage	115
12.3.Security Options	
13. External Data Memory Interface and On-Chip XRAM	121
13.1.Accessing XRAM	
13.1.1.16-Bit MOVX Example	
13.1.2.8-Bit MOVX Example	
13.2.Accessing USB FIFO Space	
13.3.Configuring the External Memory Interface	
13.4.Port Configuration	
13.5.Multiplexed and Non-multiplexed Selection	
13.5.1.Multiplexed Configuration	
13.5.2.Non-multiplexed Configuration	
13.6.Memory Mode Selection	
13.6.1.Internal XRAM Only	128
13.6.2.Split Mode without Bank Select	
13.6.3.Split Mode with Bank Select	
13.6.4.External Only	
13.7.Timing	
13.7.1.Non-multiplexed Mode	



	40.4
13.7.2.Multiplexed Mode	
14. Oscillators	
14.1.Programmable Internal High-Frequency (H-F) Oscillator	
14.1.1.Internal H-F Oscillator Suspend Mode	
14.2. Programmable Internal Low-Frequency (L-F) Oscillator	
14.2.1.Calibrating the Internal L-F Oscillator	
14.3.External Oscillator Drive Circuit	
14.3.1.Clocking Timers Directly Through the External Oscillator	143
14.3.2.External Crystal Example	143
14.3.3.External RC Example	144
14.3.4.External Capacitor Example	144
14.4.4x Clock Multiplier	
14.5.System and USB Clock Selection	
14.5.1.System Clock Selection	
14.5.2.USB Clock Selection	
15. Port Input/Output	
15.1.Priority Crossbar Decoder	
15.2.Port I/O Initialization	
15.3.General Purpose Port I/O	
16. Universal Serial Bus Controller (USB0)	
16.1.Endpoint Addressing	
16.2.USB Transceiver	
16.3.USB Register Access	
16.4.USB Clock Configuration	
16.5.FIFO Management	
16.5.1.FIFO Split Mode	
16.5.2.FIFO Double Buffering	
16.5.3.FIFO Access	176
16.6.Function Addressing	
16.7.Function Configuration and Control	
16.8.Interrupts	
16.9.The Serial Interface Engine	
16.10.Endpoint0 16.10.1.Endpoint0 SETUP Transactions	104
16.10.2.Endpoint0 IN Transactions	
16.10.3.Endpoint0 OUT Transactions	
16.11.Configuring Endpoints1-3	
16.12.Controlling Endpoints1-3 IN	
16.12.1.Endpoints1-3 IN Interrupt or Bulk Mode	
16.12.2.Endpoints1-3 IN Isochronous Mode	
16.13.Controlling Endpoints1-3 OUT	
16.13.1.Endpoints1-3 OUT Interrupt or Bulk Mode	
16.13.2.Endpoints1-3 OUT Isochronous Mode	
17. SMBus	
17.1.Supporting Documents	198



	17.2.SMBus Configuration	
	17.3.SMBus Operation	198
	17.3.1.Arbitration	
	17.3.2.Clock Low Extension	
	17.3.3.SCL Low Timeout	200
	17.3.4.SCL High (SMBus Free) Timeout	200
	17.4.Using the SMBus	200
	17.4.1.SMBus Configuration Register	202
	17.4.2.SMB0CN Control Register	
	17.4.3.Data Register	
	17.5.SMBus Transfer Modes	
	17.5.1.Master Transmitter Mode	
	17.5.2.Master Receiver Mode	
	17.5.3.Slave Receiver Mode	
	17.5.4.Slave Transmitter Mode	
	17.6.SMBus Status Decoding	
18	UART0	
	18.1.Enhanced Baud Rate Generation	
	18.2.Operational Modes	
	18.2.1.8-Bit UART	
	18.2.2.9-Bit UART	
	18.3.Multiprocessor Communications	
19	UART1 (C8051F340/1/4/5 Only)	
	19.1.Baud Rate Generator	
	19.2.Data Format	
	19.3.Configuration and Operation	
	19.3.1.Data Transmission	
	19.3.2.Data Reception	
	19.3.3.Multiprocessor Communications	
20	Enhanced Serial Peripheral Interface (SPI0)	
20.	20.1. Signal Descriptions	
	20.1.1.Master Out, Slave In (MOSI)	
	20.1.2.Master In, Slave Out (MISO)	
	20.1.3.Serial Clock (SCK)	
	20.1.4.Slave Select (NSS)	
	20.2.SPI0 Master Mode Operation	
	•	
	20.3.SPI0 Slave Mode Operation	
	I Contraction of the second seco	
	20.5.Serial Clock Timing	
24	20.6.SPI Special Function Registers	
21.	Timers	
	21.1.Timer 0 and Timer 1	
	21.1.1.Mode 0: 13-bit Counter/Timer	
	21.1.2.Mode 1: 16-bit Counter/Timer	
	21.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	249



21.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	250
21.2.Timer 2	
21.2.1.16-bit Timer with Auto-Reload.	
21.2.2.8-bit Timers with Auto-Reload	
21.2.3.Timer 2 Capture Modes: USB Start-of-Frame or LFO Falling Edge	
21.3.Timer 3	
21.3.1.16-bit Timer with Auto-Reload	261
21.3.2.8-bit Timers with Auto-Reload	262
21.3.3.USB Start-of-Frame Capture	
22. Programmable Counter Array (PCA0)	267
22.1.PCA Counter/Timer	
22.2.Capture/Compare Modules	269
22.2.1.Edge-triggered Capture Mode	270
22.2.2.Software Timer (Compare) Mode	271
22.2.3.High Speed Output Mode	272
22.2.4.Frequency Output Mode	
22.2.5.8-Bit Pulse Width Modulator Mode	274
22.2.6.16-Bit Pulse Width Modulator Mode	275
22.3.Watchdog Timer Mode	276
22.3.1.Watchdog Timer Operation	
22.3.2.Watchdog Timer Usage	277
22.4.Register Descriptions for PCA	278
23.C2 Interface	283
23.1.C2 Interface Registers	283
23.2.C2 Pin Sharing	285
Document Change List	286
Contact Information	288



NOTES:



List of Figures

1.	System Overview	
	Figure 1.1. C8051F340/1/4/5 Block Diagram	21
	Figure 1.2. C8051F342/3/6/7 Block Diagram	22
	Figure 1.3. On-Chip Clock and Reset	
	Figure 1.4. On-Chip Memory Map for 64kB Devices (C8051F340/2/4/6)	
	Figure 1.5. USB Controller Block Diagram	
	Figure 1.6. Digital Crossbar Diagram	
	Figure 1.7. PCA Block Diagram	
	Figure 1.8. PCA Block Diagram	
	Figure 1.9. 10-Bit ADC Block Diagram	
	Figure 1.10. Comparator0 Block Diagram	31
2.	Absolute Maximum Ratings	
3.	5	
4.	Pinout and Package Definitions	
	Figure 4.1. TQFP-48 Pinout Diagram (Top View)	39
	Figure 4.2. TQFP-48 Package Diagram	
	Figure 4.3. LQFP-32 Pinout Diagram (Top View)	41
	Figure 4.4. LQFP-32 Package Diagram	42
5.	10-Bit ADC (ADC0)	
	Figure 5.1. ADC0 Functional Block Diagram	45
	Figure 5.2. Temperature Sensor Transfer Function	47
	Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)	48
	Figure 5.4. 10-Bit ADC Track and Conversion Example Timing	
	Figure 5.5. ADC0 Equivalent Input Circuits	51
	Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data	58
	Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data	
	Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data	59
	Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data	59
6.	Voltage Reference	
	Figure 6.1. Voltage Reference Functional Block Diagram	61
7.	Comparators	
	Figure 7.1. Comparator Functional Block Diagram	
	Figure 7.2. Comparator Hysteresis Plot	65
8.	Voltage Regulator (REG0)	
	Figure 8.1. REG0 Configuration: USB Bus-Powered	
	Figure 8.2. REG0 Configuration: USB Self-Powered	
	Figure 8.3. REG0 Configuration: USB Self-Powered, Regulator Disabled	
	Figure 8.4. REG0 Configuration: No USB Connection	75
9.	CIP-51 Microcontroller	
	Figure 9.1. CIP-51 Block Diagram	
	Figure 9.2. Memory Map	83
10	Prefetch Engine	



11. Reset Sources	
Figure 11.1. Reset Sources	105
Figure 11.2. Power-On and VDD Monitor Reset Timing	106
12. Flash Memory	
Figure 12.1. Flash Program Memory Map and Security Byte	116
13. External Data Memory Interface and On-Chip XRAM	
Figure 13.1. USB FIFO Space and XRAM Memory Map with USBFAE set to '1'	122
Figure 13.2. Multiplexed Configuration Example	126
Figure 13.3. Non-multiplexed Configuration Example	127
Figure 13.4. EMIF Operating Modes	
Figure 13.5. Non-multiplexed 16-bit MOVX Timing	
Figure 13.6. Non-multiplexed 8-bit MOVX without Bank Select Timing	
Figure 13.7. Non-multiplexed 8-bit MOVX with Bank Select Timing	
Figure 13.8. Multiplexed 16-bit MOVX Timing	
Figure 13.9. Multiplexed 8-bit MOVX without Bank Select Timing	
Figure 13.10. Multiplexed 8-bit MOVX with Bank Select Timing	136
14. Oscillators	
Figure 14.1. Oscillator Diagram	139
15. Port Input/Output	
Figure 15.1. Port I/O Functional Block Diagram (Port 0 through Port 3)	
Figure 15.2. Port I/O Cell Block Diagram	
Figure 15.3. Crossbar Priority Decoder with No Pins Skipped	
Figure 15.4. Crossbar Priority Decoder with Crystal Pins Skipped	154
16. Universal Serial Bus Controller (USB0)	
Figure 16.1. USB0 Block Diagram	
Figure 16.2. USB0 Register Access Scheme	
Figure 16.3. USB FIFO Allocation	175
17.SMBus	
Figure 17.1. SMBus Block Diagram	
Figure 17.2. Typical SMBus Configuration	
Figure 17.3. SMBus Transaction	
Figure 17.4. Typical SMBus SCL Generation	
Figure 17.5. Typical Master Transmitter Sequence	
Figure 17.6. Typical Master Receiver Sequence	
Figure 17.7. Typical Slave Receiver Sequence	
Figure 17.8. Typical Slave Transmitter Sequence	212
18. UARTO	045
Figure 18.1. UARTO Block Diagram	
Figure 18.2. UARTO Baud Rate Logic	
Figure 18.3. UART Interconnect Diagram	
Figure 18.4. 8-Bit UART Timing Diagram	
Figure 18.5. 9-Bit UART Timing Diagram	
Figure 18.6. UART Multi-Processor Mode Interconnect Diagram	219
19.UART1 (C8051F340/1/4/5 Only)	າາາ
Figure 19.1. UART1 Block Diagram	223



Figure 19.2. UART1 Timing Without Parity or Extra Bit	
Figure 19.3. UART1 Timing With Parity	
Figure 19.4. UART1 Timing With Extra Bit	. 225
Figure 19.5. Typical UART Interconnect Diagram	. 226
Figure 19.6. UART Multi-Processor Mode Interconnect Diagram	. 227
20. Enhanced Serial Peripheral Interface (SPI0)	
Figure 20.1. SPI Block Diagram	. 233
Figure 20.2. Multiple-Master Mode Connection Diagram	
Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram	
Figure 20.4. 4-Wire Single Master Mode and Slave Mode Connection Diagram	
Figure 20.5. Master Mode Data/Clock Timing	
Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0)	
Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1)	
Figure 20.8. SPI Master Timing (CKPHA = 0)	
Figure 20.9. SPI Master Timing (CKPHA = 1)	
Figure 20.10. SPI Slave Timing (CKPHA = 0)	
Figure 20.11. SPI Slave Timing (CKPHA = 1)	
21. Timers	. 477
Figure 21.1. T0 Mode 0 Block Diagram	248
Figure 21.2. T0 Mode 2 Block Diagram	
Figure 21.3. T0 Mode 3 Block Diagram	
Figure 21.4. Timer 2 16-Bit Mode Block Diagram	
Figure 21.5. Timer 2 8-Bit Mode Block Diagram	
Figure 21.6. Timer 2 Capture Mode (T2SPLIT = '0')	
Figure 21.7. Timer 2 Capture Mode (T2SPLIT = 0) Figure 21.7. Timer 2 Capture Mode (T2SPLIT = '1')	
Figure 21.8. Timer 3 16-Bit Mode Block Diagram	
Figure 21.9. Timer 3 8-Bit Mode Block Diagram	
Figure 21.10. Timer 3 Capture Mode (T3SPLIT = '0')	
Figure 21.11. Timer 3 Capture Mode (T3SPLIT = '1')	. 264
22. Programmable Counter Array (PCA0)	007
Figure 22.1. PCA Block Diagram	
Figure 22.2. PCA Counter/Timer Block Diagram	. 268
Figure 22.3. PCA Interrupt Block Diagram	
Figure 22.4. PCA Capture Mode Diagram	
Figure 22.5. PCA Software Timer Mode Diagram	
Figure 22.6. PCA High Speed Output Mode Diagram	
Figure 22.7. PCA Frequency Output Mode	
Figure 22.8. PCA 8-Bit PWM Mode Diagram	
Figure 22.9. PCA 16-Bit PWM Mode	
Figure 22.10. PCA Module 4 with Watchdog Timer Enabled	. 276
23. C2 Interface	
Figure 23.1. Typical C2 Pin Sharing	. 285



NOTES:



List of Tables

1.	System Overview	
	Table 1.1. Product Selection Guide	20
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings	32
3.	Global DC Electrical Characteristics	
	Table 3.1. Global DC Electrical Characteristics	
	Table 3.2. Index to Electrical Characteristics Tables	35
4.	Pinout and Package Definitions	
	Table 4.1. Pin Definitions for the C8051F340/1/2/3/4/5/6/7	36
	Table 4.2. TQFP-48 Package Dimensions	40
	Table 4.3. LQFP-32 Package Dimensions	42
5.	10-Bit ADC (ADC0)	
	Table 5.1. ADC0 Electrical Characteristics	60
6.	Voltage Reference	
	Table 6.1. Voltage Reference Electrical Characteristics	62
7.	Comparators	
	Table 7.1. Comparator Electrical Characteristics	72
8.	Voltage Regulator (REG0)	
	Table 8.1. Voltage Regulator Electrical Specifications	73
9.	CIP-51 Microcontroller	
	Table 9.1. CIP-51 Instruction Set Summary	
	Table 9.2. Special Function Register (SFR) Memory Map	
	Table 9.3. Special Function Registers	
	Table 9.4. Interrupt Summary	93
	Prefetch Engine	
11	Reset Sources	
	Table 11.1. Reset Electrical Characteristics 1	111
12	Flash Memory	
	Table 12.1. Flash Electrical Characteristics 1	15
13	External Data Memory Interface and On-Chip XRAM	
	Table 13.1. AC Parameters for External Memory Interface 1	37
14	Oscillators	
4 -	Table 14.1. Oscillator Electrical Characteristics 1	49
15	Port Input/Output	100
40	Table 15.1. Port I/O DC Electrical Characteristics 1 Induction of Device Dev	60
10	Universal Serial Bus Controller (USB0)	100
	Table 16.1. Endpoint Addressing Scheme 1 Table 16.2. USB0 Controller Desisters	
	Table 16.2. USB0 Controller Registers 1 Table 16.2. USB0 Configurations 1	
	Table 16.3. FIFO Configurations 1 Table 16.4. USB Transporture Electrical Characteristics 1	
47	Table 16.4. USB Transceiver Electrical Characteristics 1 SMBuse 1	190
17	SMBus	<u>, </u>
	Table 17.1. SMBus Clock Source Selection	
	Table 17.2. Minimum SDA Setup and Hold Times	203



Table 17.3. Sources for Hardware Changes to SMB0CN	
Table 17.4. SMBus Status Decoding	213
18.UART0	
Table 18.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator 2	222
19.UART1 (C8051F340/1/4/5 Only)	
Table 19.1. Baud Rate Generator Settings for Standard Baud Rates	224
20. Enhanced Serial Peripheral Interface (SPI0)	
Table 20.1. SPI Slave Timing Parameters	245
21. Timers	
22. Programmable Counter Array (PCA0)	
Table 22.1. PCA Timebase Input Options	268
Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 2	269
Table 22.3. Watchdog Timer Timeout Intervals	277
23. C2 Interface	



List of Registers

SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select	52
SFR Definition 5.2. AMX0N: AMUX0 Negative Channel Select	
SFR Definition 5.3. ADC0CF: ADC0 Configuration	
SFR Definition 5.4. ADC0H: ADC0 Data Word MSB	
SFR Definition 5.5. ADC0L: ADC0 Data Word LSB	
SFR Definition 5.6. ADC0CN: ADC0 Control	
SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	
SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	
SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	
SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	
SFR Definition 6.1. REF0CN: Reference Control	
SFR Definition 7.1. CPT0CN: Comparator0 Control	
SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection	
SFR Definition 7.3. CPT0MD: Comparator0 Mode Selection	
SFR Definition 7.4. CPT1CN: Comparator1 Control	
SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection	
SFR Definition 7.6. CPT1MD: Comparator1 Mode Selection	
SFR Definition 8.1. REG0CN: Voltage Regulator Control	
SFR Definition 9.1. DPL: Data Pointer Low Byte	
SFR Definition 9.2. DPH: Data Pointer High Byte	
SFR Definition 9.3. SP: Stack Pointer	
SFR Definition 9.4. PSW: Program Status Word	90
SFR Definition 9.5. ACC: Accumulator	
SFR Definition 9.6. B: B Register	91
SFR Definition 9.7. IE: Interrupt Enable	94
SFR Definition 9.8. IP: Interrupt Priority	95
SFR Definition 9.9. EIE1: Extended Interrupt Enable 1	96
SFR Definition 9.10. EIP1: Extended Interrupt Priority 1	97
SFR Definition 9.11. EIE2: Extended Interrupt Enable 2	
SFR Definition 9.12. EIP2: Extended Interrupt Priority 2	
SFR Definition 9.13. IT01CF: INT0/INT1 Configuration	
SFR Definition 9.14. PCON: Power Control	101
SFR Definition 10.1. PFE0CN: Prefetch Engine Control	103
SFR Definition 11.1. VDM0CN: V _{DD} Monitor Control	107
SFR Definition 11.2. RSTSRC: Reset Source	
SFR Definition 12.1. PSCTL: Program Store R/W Control	118
SFR Definition 12.2. FLKEY: Flash Lock and Key	
SFR Definition 12.3. FLSCL: Flash Scale	
SFR Definition 13.1. EMIOCN: External Memory Interface Control	
SFR Definition 13.2. EMI0CF: External Memory Configuration	
SFR Definition 13.3. EMIOTC: External Memory Timing Control	
SFR Definition 14.1. OSCICN: Internal H-F Oscillator Control	
SFR Definition 14.2. OSCICL: Internal H-F Oscillator Calibration	141



SFR Definition 14.3. OSCLCN: Internal L-F Oscillator Control	. 142
SFR Definition 14.4. OSCXCN: External Oscillator Control	. 145
SFR Definition 14.5. CLKMUL: Clock Multiplier Control	
SFR Definition 14.6. CLKSEL: Clock Select	
SFR Definition 15.1. XBR0: Port I/O Crossbar Register 0	
SFR Definition 15.2. XBR1: Port I/O Crossbar Register 1	
SFR Definition 15.3. XBR2: Port I/O Crossbar Register 2	
SFR Definition 15.4. P0: Port0 Latch	
SFR Definition 15.5. P0MDIN: Port0 Input Mode	
SFR Definition 15.6. P0MDOUT: Porto Output Mode	
SFR Definition 15.7. P0SKIP: Port0 Skip	
SFR Definition 15.8. P1: Port1 Latch	
SFR Definition 15.9. P1MDIN: Port1 Input Mode	
SFR Definition 15.10. P1MDOUT: Port1 Output Mode	
SFR Definition 15.11. P1SKIP: Port1 Skip	
SFR Definition 15.12. P2: Port2 Latch	
SFR Definition 15.13. P2MDIN: Port2 Input Mode	
SFR Definition 15.14. P2MDOUT: Port2 Output Mode	
SFR Definition 15.15. P2SKIP: Port2 Skip	
SFR Definition 15.16. P3: Port3 Latch	
SFR Definition 15.17. P3MDIN: Port3 Input Mode	
SFR Definition 15.18. P3MDOUT: Port3 Output Mode	
SFR Definition 15.19. P3SKIP: Port3 Skip	
SFR Definition 15.20. P4: Port4 Latch	
SFR Definition 15.21. P4MDIN: Port4 Input Mode	
SFR Definition 15.22. P4MDOUT: Port4 Output Mode	
SFR Definition 16.1. USB0XCN: USB0 Transceiver Control	
SFR Definition 16.2. USB0ADR: USB0 Indirect Address	
SFR Definition 16.3. USB0DAT: USB0 Data	
USB Register Definition 16.4. INDEX: USB0 Endpoint Index	
USB Register Definition 16.5. CLKREC: Clock Recovery Control	
USB Register Definition 16.6. FIFOn: USB0 Endpoint FIFO Access	
USB Register Definition 16.7. FADDR: USB0 Function Address	
USB Register Definition 16.8. POWER: USB0 Power	
USB Register Definition 16.9. FRAMEL: USB0 Frame Number Low	
USB Register Definition 16.10. FRAMEH: USB0 Frame Number High	
USB Register Definition 16.11. IN1INT: USB0 IN Endpoint Interrupt	
USB Register Definition 16.12. OUT1INT: USB0 Out Endpoint Interrupt	
USB Register Definition 16.13. CMINT: USB0 Common Interrupt	
USB Register Definition 16.14. IN1IE: USB0 IN Endpoint Interrupt Enable	
USB Register Definition 16.15. OUT1IE: USB0 Out Endpoint Interrupt Enable	
USB Register Definition 16.16. CMIE: USB0 Common Interrupt Enable	
USB Register Definition 16.17. E0CSR: USB0 Endpoint0 Control	
USB Register Definition 16.18. E0CNT: USB0 Endpoint 0 Data Count	
USB Register Definition 16.19. EINCSRL: USB0 IN Endpoint Control Low Byte	
OUD Register Demitter 10.10. Envoorte. OODo na Endpoint Ountroi EOW Dyte	. 130



USB Register Definition 16.20. EINCSRH: USB0 IN Endpoint Control High Byte 1	191
USB Register Definition 16.21. EOUTCSRL: USB0 OUT Endpoint Control Low Byte 1	
USB Register Definition 16.22. EOUTCSRH: USB0 OUT Endpoint Control High Byte 1	
USB Register Definition 16.23. EOUTCNTL: USB0 OUT Endpoint Count Low 1	94
USB Register Definition 16.24. EOUTCNTH: USB0 OUT Endpoint Count High 1	194
SFR Definition 17.1. SMB0CF: SMBus Clock/Configuration	
SFR Definition 17.2. SMB0CN: SMBus Control	
SFR Definition 17.3. SMB0DAT: SMBus Data	
SFR Definition 18.1. SCON0: Serial Port 0 Control	220
SFR Definition 18.2. SBUF0: Serial (UART0) Port Data Buffer	221
SFR Definition 19.1. SCON1: UART1 Control	
SFR Definition 19.2. SMOD1: UART1 Mode	
SFR Definition 19.3. SBUF1: UART1 Data Buffer	
SFR Definition 19.4. SBCON1: UART1 Baud Rate Generator Control	
SFR Definition 19.5. SBRLH1: UART1 Baud Rate Generator High Byte 2	231
SFR Definition 19.6. SBRLL1: UART1 Baud Rate Generator Low Byte	
SFR Definition 20.1. SPI0CFG: SPI0 Configuration	
SFR Definition 20.2. SPI0CN: SPI0 Control	
SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 20.4. SPI0DAT: SPI0 Data 2	<u>2</u> 42
SFR Definition 21.1. TCON: Timer Control	251
SFR Definition 21.2. TMOD: Timer Mode	252
SFR Definition 21.3. CKCON: Clock Control	
SFR Definition 21.4. TL0: Timer 0 Low Byte	
SFR Definition 21.5. TL1: Timer 1 Low Byte	
SFR Definition 21.6. TH0: Timer 0 High Byte 2	
SFR Definition 21.7. TH1: Timer 1 High Byte 2	
SFR Definition 21.8. TMR2CN: Timer 2 Control	259
SFR Definition 21.9. TMR2RLL: Timer 2 Reload Register Low Byte	260
SFR Definition 21.10. TMR2RLH: Timer 2 Reload Register High Byte	
SFR Definition 21.11. TMR2L: Timer 2 Low Byte	
SFR Definition 21.12. TMR2H Timer 2 High Byte	
SFR Definition 21.13. TMR3CN: Timer 3 Control	
SFR Definition 21.14. TMR3RLL: Timer 3 Reload Register Low Byte 2	<u>266</u>
SFR Definition 21.15. TMR3RLH: Timer 3 Reload Register High Byte 2	266
SFR Definition 21.16. TMR3L: Timer 3 Low Byte	
SFR Definition 21.17. TMR3H Timer 3 High Byte	
SFR Definition 22.1. PCA0CN: PCA Control	
SFR Definition 22.2. PCA0MD: PCA Mode	
SFR Definition 22.3. PCA0CPMn: PCA Capture/Compare Mode	
SFR Definition 22.4. PCA0L: PCA Counter/Timer Low Byte	<u>2</u> 81
SFR Definition 22.5. PCA0H: PCA Counter/Timer High Byte	
SFR Definition 22.6. PCA0CPLn: PCA Capture Module Low Byte	
SFR Definition 22.7. PCA0CPHn: PCA Capture Module High Byte	
C2 Register Definition 23.1. C2ADD: C2 Address	/× <



C2 Register Definition 23.2. DEVICEID: C2 Device ID	. 283
C2 Register Definition 23.3. REVID: C2 Revision ID	. 284
C2 Register Definition 23.4. FPCTL: C2 Flash Programming Control	. 284
C2 Register Definition 23.5. FPDAT: C2 Flash Programming Data	. 284



1. System Overview

C8051F340/1/2/3/4/5/6/7 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 48 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1 kB FIFO RAM
- Supply Voltage Regulator
- True 10-bit 200 ksps differential / single-ended ADC with analog multiplexer
- On-chip Voltage Reference and Temperature Sensor
- On-chip Voltage Comparators (2)
- Precision internal calibrated 12 MHz internal oscillator and 4x clock multiplier
- · Internal low-frequency oscillator for additional power savings
- Up to 64 kB of on-chip Flash memory
- Up to 4352 Bytes of on-chip RAM (256 + 4 kB)
- External Memory Interface (EMIF) available on 48-pin versions.
- SMBus/I2C, up to 2 UARTs, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V_{DD} Monitor, and Missing Clock Detector
- Up to 40 Port I/O (5 V tolerant)

With on-chip Power-On Reset, V_{DD} monitor, Voltage Regulator, Watchdog Timer, and clock oscillator, C8051F340/1/2/3/4/5/6/7 devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7–5.25 V operation over the industrial temperature range (–40 to +85 °C). For voltages above 3.6 V, the on-chip Voltage Regulator must be used. A minimum of 3.0 V is required for USB communication. The Port I/O and /RST pins are tolerant of input signals up to 5 V. C8051F340/1/2/3/ 4/5/6/7 are available in a 48-pin TQFP or a 32-pin LQFP package.



Ordering Part Number	MIPS (Peak)	Flash Memory (Bytes)	RAM	Calibrated Internal Oscillator	Low Frequency Oscillator	USB with 1k Endpoint RAM	Supply Voltage Regulator	SMBus/I2C	Enhanced SPI	UARTs	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	External Memory Interface (EMIF)	10-bit 200ksps ADC	Temperature Sensor	Voltage Reference	Analog Comparators	Package
C8051F340-GQ	48	64k	4352	\checkmark	\checkmark	\checkmark	~	~	~	2	4	\checkmark	40	\checkmark	\checkmark	\checkmark	~	2	TQFP48
C8051F341-GQ	48	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	40	\checkmark	\checkmark	\checkmark	\checkmark	2	TQFP48
C8051F342-GQ	48	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	I	\checkmark	\checkmark	\checkmark	2	LQFP32
C8051F343-GQ	48	32k	2304	\checkmark	\checkmark	\checkmark	~	~	~	1	4	\checkmark	25	-	\checkmark	\checkmark	~	2	LQFP32
C8051F344-GQ	25	64k	4352	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	~	2	4	\checkmark	40	\checkmark	\checkmark	\checkmark	~	2	TQFP48
C8051F345-GQ	25	32k	2304	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	2	4	\checkmark	40	\checkmark	\checkmark	\checkmark	\checkmark	2	TQFP48
C8051F346-GQ	25	64k	4352	\checkmark	-	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	-	\checkmark	\checkmark	\checkmark	2	LQFP32
C8051F347-GQ	25	32k	2304	\checkmark	-	\checkmark	\checkmark	\checkmark	\checkmark	1	4	\checkmark	25	-	\checkmark	\checkmark	\checkmark	2	LQFP32

 Table 1.1. Product Selection Guide








Figure 1.1. C8051F340/1/4/5 Block Diagram









1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F340/1/2/3/4/5/6/7 family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, two full-duplex UARTs with extended baud rate configuration, an enhanced SPI port, up to 4352 Bytes of on-chip RAM, 128 byte Special Function Register (SFR) address space, and up to 40 I/O pins.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions listed by the required execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

1.1.3. Additional Features

The C8051F340/1/2/3/4/5/6/7 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 16 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Nine reset sources are available: power-on reset circuitry (POR), an on-chip V_{DD} monitor (forces reset when power supply voltage drops below V_{RST} as given in Table 11.1 on page 111), the USB controller (USB bus reset or a VBUS transition), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an errant Flash read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The high-speed internal oscillator is factory calibrated to 12 MHz ±1.5%. A clock recovery mechanism allows the internal oscillator to be used with the 4x Clock Multiplier as the USB clock source in Full Speed mode; the internal oscillator can also be used as the USB clock source in Low Speed mode. External oscillators may also be used with the 4x Clock Multiplier. An internal low-frequency oscillator is also included to aid applications where power savings are critical. Also included is an external oscillator drive circuit, which allows an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. The system clock may be configured to use ether of the internal oscillators, an external oscillator, or the Clock Multiplier output divided by 2. If desired, the system clock source may be switched on-the-fly between oscillator sources. The low-frequency internal oscillator or an external oscillator can be useful in low power applications, allowing the MCU to run from a slow (power saving) external clock source, while periodically switching to a higher-speed clock source when fast throughput is necessary.






Figure 1.3. On-Chip Clock and Reset



1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 64 k (C8051F340/2/4/6) or 32 k (C8051F341/3/5/7) bytes of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. On-chip XRAM is also included for the entire device family. The 64 k FLASH devices (C8051F340/2/4/6) have 4 k of XRAM space. The 32 k Flash devices (C8051F341/3/5/7) have 2 k of XRAM space. A separate 1 k Bytes of USB FIFO RAM is also included on all devices. See Figure 1.4 for the MCU system memory map of the 64k Flash devices. Note that on the 64k devices, 1024 bytes at locations 0xFC00 to 0xFFFF are reserved.




Figure 1.4. On-Chip Memory Map for 64kB Devices (C8051F340/2/4/6)



1.3. Universal Serial Bus Controller

The Universal Serial Bus Controller (USB0) is a USB 2.0 compliant Full or Low Speed function with integrated transceiver and endpoint FIFO RAM. A total of eight endpoint pipes are available: a bi-directional control endpoint (Endpoint0) and three pairs of IN/OUT endpoints (Endpoints1-3 IN/OUT).

A 1k Byte block of RAM is used for USB FIFO space. This FIFO space is distributed among Endpoints0-3; Endpoint1-3 FIFO slots can be configured as IN, OUT, or both IN and OUT (split mode). The maximum FIFO size is 512 bytes (Endpoint3).

USB0 can be operated as a Full or Low Speed function. On-chip 4x Clock Multiplier and clock recovery circuitry allow both Full and Low Speed options to be implemented with the on-chip precision oscillator as the USB clock source. An external oscillator source can also be used with the 4x Clock Multiplier to generate the USB clock. The CPU clock source is independent of the USB clock.

The USB Transceiver is USB 2.0 compliant, and includes on-chip matching and pull-up resistors. The pull-up resistors can be enabled/disabled in software, and will appear on the D+ or D- pin according to the software-selected speed setting (Full or Low Speed).




Figure 1.5. USB Controller Block Diagram



1.4. Voltage Regulator

C8051F340/1/2/3/4/5/6/7 devices include a voltage regulator (REG0). When enabled, the REG0 output appears on the V_{DD} pin, and can also be used to power other external devices. REG0 can be enabled/disabled by software.

1.5. On-Chip Debug Circuitry

The C8051F340/1/2/3/4/5/6/7 devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the USB, ADC, and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F340DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F340/1/2/3/4/5/6/7 MCUs. The kit includes software with a developer's studio and debugger, 8051 assembler and linker, evaluation 'C' compiler, and a debug adapter. It also has a target application board with the C8051F340 MCU installed, the necessary cables for connection to a PC, and a wall-mount power supply. The development kit contents may also be used to program and debug the device on the production PCB using the appropriate connections for the programming pins.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



1.6. Programmable Digital I/O and Crossbar

C8051F340/1/4/5 devices include 40 I/O pins (five byte-wide Ports); C8051F342/3/6/7 devices include 25 I/O pins (three byte-wide Ports, and a 1-bit-wide Port). The C8051F340/1/2/3/4/5/6/7 Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pull-ups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

The Digital Crossbar allows mapping of internal digital system resources to Port I/O pins (See Figure 1.6). On-chip counter/timers, serial buses, HW interrupts, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the end application.




Figure 1.6. Digital Crossbar Diagram



1.7. Serial Ports

The C8051F340/1/2/3/4/5/6/7 Family includes an SMBus/I2C interface, full-duplex UARTs, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

1.8. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with five programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, a dedicated External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA may be clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 4 offers watchdog timer (WDT) capabilities. Following a system reset, Module 4 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.8. PCA Block Diagram



1.9. 10-Bit Analog to Digital Converter

The C8051F340/1/2/3/4/5/6/7 devices include an on-chip 10-bit SAR ADC with a true differential input multiplexer. With a maximum throughput of 200 ksps, the ADC offers true 10-bit linearity with an INL of \pm 1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Twenty (48-pin package) or twenty-one (32-pin package) of the Port I/O pins can be used as analog inputs to the ADC. Additionally, the on-chip Temperature Sensor output and the power supply voltage (V_{DD}) are available as ADC inputs. User firmware may shut down the ADC to save power.

Conversions can be started in six ways: a software command, an overflow of Timer 0, 1, 2, or 3, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10-bit data word is latched into the ADC data SFRs upon completion of a conversion.

Window compare registers for the ADC output data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.




Figure 1.9. 10-Bit ADC Block Diagram



1.10. Comparators

C8051F340/1/2/3/4/5/6/7 devices include two on-chip voltage comparators that are enabled/disabled and configured via user software. Port I/O pins may be configured as comparator inputs via a selection mux. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis are also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. Comparator0 may also be configured as a reset source. Figure 1.10 shows the Comparator0 block diagram.




Figure 1.10. Comparator0 Block Diagram



2. Absolute Maximum Ratings

Parameter	Conditions	Min	Тур	Мах	Units
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any Port I/O Pin or /RST with respect to GND		-0.3		5.8	V
Voltage on V _{DD} with respect to GND		-0.3		4.2	V
Maximum Total current through V _{DD} and GND				500	mA
Maximum output current sunk by /RST or any Port pin				100	mA

Table 2.1. Absolute Maximum Ratings*

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



3. Global DC Electrical Characteristics

Table 3.1. Global DC Electrical Characteristics

-40 to +85 °C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Voltage ¹		VRST	3.3	3.6	V
Digital Supply RAM Data Retention Voltage			1.5		V
SYSCLK (System Clock) ²	C8051F340/1/2/3 C8051F344/5/6/7	0 0		48 25	MHz
Specified Operating Temperature Range		-40		+85	°C
Digital Supply Current - CPU	Active (Normal Mode, accessing	Flash)			
I _{DD} ³	V_{DD} = 3.3 V, SYSCLK = 48 MHz V_{DD} = 3.3 V, SYSCLK = 24 MHz V_{DD} = 3.3 V, SYSCLK = 1 MHz V_{DD} = 3.3 V, SYSCLK = 80 kHz		25.9 13.9 0.69 55	28.5 15.7	mA mA mA μA
	V _{DD} = 3.6 V, SYSCLK = 48 kHz V _{DD} = 3.6 V, SYSCLK = 24 kHz		29.7 15.9	32.3 18	mA mA
I _{DD} Supply Sensitivity ^{3,4}	SYSCLK = 1 MHz, relative to V_{DD} = 3.3 V SYSCLK = 24 MHz, relative to V_{DD} = 3.3 V		47 46		%/V %/V
I _{DD} Frequency Sensitivity ^{3,5}	$V_{DD} = 3.3 V, SYSCLK \le 30 MHz,$ T = 25 °C $V_{DD} = 3.3 V, SYSCLK > 30 MHz,$ T = 25 °C		0.69 0.44		mA/MHz mA/MHz
	$V_{DD} = 3.6 \text{ V}, \text{ SYSCLK} \le 30 \text{ MHz},$ T = 25 °C $V_{DD} = 3.6 \text{ V}, \text{ SYSCLK} > 30 \text{ MHz},$ T = 25 °C		0.80 0.50		mA/MHz mA/MHz
Digital Supply Current - CPU	Inactive (Idle Mode, not accessing	g Flash)			1
I _{DD} ³	$V_{DD} = 3.3 \text{ V}, \text{ SYSCLK} = 48 \text{ MHz} \\ V_{DD} = 3.3 \text{ V}, \text{ SYSCLK} = 24 \text{ MHz} \\ V_{DD} = 3.3 \text{ V}, \text{ SYSCLK} = 1 \text{ MHz} \\ V_{DD} = 3.3 \text{ V}, \text{ SYSCLK} = 80 \text{ kHz} \\ \end{cases}$		16.6 8.25 0.44 35	18.75 9.34	mA mA mA μA
	V _{DD} = 3.6 V, SYSCLK = 48 kHz V _{DD} = 3.6 V, SYSCLK = 24 kHz		18.6 9.26	20.9 10.5	mA mA
I _{DD} Supply Sensitivity ^{3,4}	SYSCLK = 1 MHz, relative to V_{DD} = 3.3 V SYSCLK = 24 MHz, relative to V_{DD} = 3.3 V		41 39		%/V %/V



Table 3.1. Global DC Electrical Characteristics (Continued)

-40 to +85 °C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
I _{DD} Frequency Sensitivity ^{3,6}	V _{DD} = 3.3 V, SYSCLK <u><</u> 1 MHz, T = 25 °C V _{DD} = 3.3 V, SYSCLK > 1 MHz, T = 25 °C		0.44 0.32		mA/MHz mA/MHz
	V _{DD} = 3.6 V, SYSCLK <u><</u> 1 MHz, T = 25 °C V _{DD} = 3.6 V, SYSCLK > 1 MHz, T = 25 °C		0.49 0.36		mA/MHz mA/MHz
Digital Supply Current (Stop Mode, shutdown)	Oscillator not running, V _{DD} monitor disabled		< 0.1		μA
Digital Supply Current for USB Module (USB Active Mode)	V _{DD} = 3.3 V, USB Clock = 48 kHz		8.69		mA
	V_{DD} = 3.6 V, USB Clock = 48 kHz		9.59		mA
Digital Supply Current for USB Module (USB Suspend Mode)	Oscillator not running V _{DD} monitor disabled		< 0.1		μA

Notes:

- 1. USB Requires 3.0 V Minimum Supply Voltage.
- 2. SYSCLK must be at least 32 kHz to enable debugging.
- 3. Based on device characterization of data; Not production tested.
- 4. Active and Inactive I_{DD} at voltages and frequencies other than those specified can be calculated using the I_{DD} Supply Sensitivity. For example, if the V_{DD} is 3.0 V instead of 3.3 V at 24 MHz: I_{DD} = 13.9 mA typical at 3.3 V and SYSCLK = 24 MHz. From this, I_{DD} = 13.9 mA + 0.46 x (3.0 V 3.3 V) = 13.76 mA at 3.0 V and SYSCLK = 24 MHz.
- 5. I_{DD} can be estimated for frequencies \leq 30 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate I_{DD} for > 30 MHz, the estimate should be the current at 24 MHz (or 48 MHz) minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.3 V; SYSCLK = 35 MHz, I_{DD} = 13.9 mA (24 MHz 35 MHz) x 0.44 mA/MHz = 18.74 mA.
- 6. Idle I_{DD} can be estimated for frequencies \leq 1 MHz by multiplying the frequency of interest by the frequency sensitivity number for that range. When using these numbers to estimate Idle I_{DD} for > 1 MHz, the estimate should be the current at 24 MHz (or 48 MHz) minus the difference in current indicated by the frequency sensitivity number. For example: V_{DD} = 3.3 V; SYSCLK = 5 MHz, Idle I_{DD} = 8.25 mA (24 MHz 5 MHz) x 0.32 mA/MHz = 2.17 mA.

Other electrical characteristics tables are found in the data sheet section corresponding to the associated peripherals. For more information on electrical characteristics for a specific peripheral, refer to the page indicated in Table 3.2.



Table Title	Page No.
ADC0 Electrical Characteristics	60
Voltage Reference Electrical Characteristics	62
Comparator Electrical Characteristics	72
Voltage Regulator Electrical Specifications	73
Reset Electrical Characteristics	111
Flash Electrical Characteristics	115
AC Parameters for External Memory Interface	137
Oscillator Electrical Characteristics	149
Port I/O DC Electrical Characteristics	166
USB Transceiver Electrical Characteristics	195

Table 3.2. Index to Electrical Characteristics Tables



4. Pinout and Package Definitions

Table 4.1. Pin Definitions for the C8051F340/1/2/3/4/5/6/7

Nama	Pin Nu	mbers	Turno	Description
Name	48-pin	32-pin	Туре	Description
V _{DD}	10	6	Power In	2.7–3.6 V Power Supply Voltage Input.
			Power Out	3.3 V Voltage Regulator Output. See Section 8.
GND	7	3		Ground.
/RST/	13	9	D I/O	Device Reset. Open-drain output of internal POR or V_{DD} monitor. An external source can initiate a system reset by driving this pin low for at least 15 μ s. See Section 11.
C2CK			D I/O	Clock signal for the C2 Debug Interface.
C2D	14	-	D I/O	Bi-directional data signal for the C2 Debug Interface.
P3.0 / C2D	-	10	D I/O D I/O	Port 3.0. See Section 15 for a complete description of Port 3. Bi-directional data signal for the C2 Debug Interface.
	11	7	Doworla	
REGIN	11	7	Power In	5 V Regulator Input. This pin is the input to the on-chip volt- age regulator.
VBUS	12	8	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network. A 5 V signal on this pin indi- cates a USB network connection.
D+	8	4	D I/O	USB D+.
D-	9	5	D I/O	USB D–.
P0.0	6	2	D I/O or A In	Port 0.0. See Section 15 for a complete description of Port 0.
P0.1	5	1	D I/O or A In	Port 0.1.
P0.2	4	32	D I/O or A In	Port 0.2.
P0.3	3	31	D I/O or A In	Port 0.3.
P0.4	2	30	D I/O or A In	Port 0.4.
P0.5	1	29	D I/O or A In	Port 0.5.
P0.6	48	28	D I/O or A In	Port 0.6.
P0.7	47	27	D I/O or A In	Port 0.7.



Name	Pin Nu	mbers	Type	Description
INATTIE	48-pin	32-pin	Туре	Description
P1.0	46	26	D I/O or A In	Port 1.0. See Section 15 for a complete description of Port 1.
P1.1	45	25	D I/O or A In	Port 1.1.
P1.2	44	24	D I/O or A In	Port 1.2.
P1.3	43	23	D I/O or A In	Port 1.3.
P1.4	42	22	D I/O or A In	Port 1.4.
P1.5	41	21	D I/O or A In	Port 1.5.
P1.6	40	20	D I/O or A In	Port 1.6.
P1.7	39	19	D I/O or A In	Port 1.7.
P2.0	38	18	D I/O or A In	Port 2.0. See Section 15 for a complete description of Port 2.
P2.1	37	17	D I/O or A In	Port 2.1.
P2.2	36	16	D I/O or A In	Port 2.2.
P2.3	35	15	D I/O or A In	Port 2.3.
P2.4	34	14	D I/O or A In	Port 2.4.
P2.5	33	13	D I/O or A In	Port 2.5.
P2.6	32	12	D I/O or A In	Port 2.6.
P2.7	31	11	D I/O or A In	Port 2.7.
P3.0	30	-	D I/O or A In	Port 3.0. See Section 15 for a complete description of Port 3.
P3.1	29	-	D I/O or A In	Port 3.1.
P3.2	28	-	D I/O or A In	Port 3.2.

Table 4.1. Pin Definitions for the C8051F340/1/2/3/4/5/6/7 (Continued)



	Pin Nu	mbers	-	
Name	48-pin	32-pin	Туре	Description
P3.3	27	-	D I/O or A In	Port 3.3.
P3.4	26	-	D I/O or A In	Port 3.4.
P3.5	25	-	D I/O or A In	Port 3.5.
P3.6	24	-	D I/O or A In	Port 3.6.
P3.7	23	-	D I/O or A In	Port 3.7.
P4.0	22	-	D I/O or A In	Port 4.0. See Section 15 for a complete description of Port 4.
P4.1	21	-	D I/O or A In	Port 4.1.
P4.2	20	-	D I/O or A In	Port 4.2.
P4.3	19	-	D I/O or A In	Port 4.3.
P4.4	18	-	D I/O or A In	Port 4.4.
P4.5	17	-	D I/O or A In	Port 4.5.
P4.6	16	-	D I/O or A In	Port 4.6.
P4.7	15	-	D I/O or A In	Port 4.7.

Table 4.1. Pin Definitions for the C8051F340/1/2/3/4/5/6/7 (Continued)



C8051F340/1/2/3/4/5/6/7




Figure 4.1. TQFP-48 Pinout Diagram (Top View)






Figure 4.2. TQFP-48 Package Diagram






Figure 4.3. LQFP-32 Pinout Diagram (Top View)






Figure 4.4. LQFP-32 Package Diagram



NOTES:





5. 10-Bit ADC (ADC0)

The ADC0 subsystem for the C8051F340/1/2/3/4/5/6/7 consists of two analog multiplexers (referred to collectively as AMUX0), and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector. The AMUX0, data conversion modes, and window detector are all configured under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure voltages at port pins, the Temperature Sensor output, or V_{DD} with respect to a port pin, VREF, or GND. The connection options for AMUX0 are detailed in SFR Definition 5.1 and SFR Definition 5.2. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 5.1. ADC0 Functional Block Diagram



5.1. Analog Multiplexer

AMUX0 selects the positive and negative inputs to the ADC. The positive input (AIN+) can be connected to individual Port pins, the on-chip temperature sensor, or the positive power supply (V_{DD}). The negative input (AIN-) can be connected to individual Port pins, VREF, or GND. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; at all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0P and AMX0N registers as described in SFR Definition 5.1 and SFR Definition 5.2.

The conversion code format differs between Single-ended and Differential modes. The registers ADC0H and ADC0L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD0LJST bit (ADC0CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF x 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC0H and ADC0L registers are set to '0'.

Input Voltage (Single-Ended)	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 1023/1024	0x03FF	0xFFC0
VREF x 512/1024	0x0200	0x8000
VREF x 256/1024	0x0100	0x4000
0	0x0000	0x0000

When in Differential Mode, conversion codes are represented as 10-bit signed 2's complement numbers. Inputs are measured from –VREF to VREF x 511/512. Example codes are shown below for both right-justified and left-justified data. For right-justified data, the unused MSBs of ADC0H are a sign-extension of the data word. For left-justified data, the unused LSBs in the ADC0L register are set to '0'.

Input Voltage (Differential)	Right-Justified ADC0H:ADC0L (AD0LJST = 0)	Left-Justified ADC0H:ADC0L (AD0LJST = 1)
VREF x 511/512	0x01FF	0x7FC0
VREF x 256/512	0x0100	0x4000
0	0x0000	0x0000
–VREF x 256/512	0xFF00	0xC000
–VREF	0xFE00	0x8000

Important Note About ADC0 Input Configuration: Port pins selected as ADC0 inputs should be configured as analog inputs, and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register PnMDIN (for n = 0,1,2,3). To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register PnSKIP (for n = 0,1,2). See Section "15. Port Input/ Output" on page 151 for more Port I/O configuration details.



5.2. Temperature Sensor

The temperature sensor transfer function is shown in Figure 5.2. The output voltage (V_{TEMP}) is the positive ADC input when the temperature sensor is selected by bits AMX0P4-0 in register AMX0P. Values for the Offset and Slope parameters can be found in Table 5.1.




Figure 5.2. Temperature Sensor Transfer Function

The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, offset and/ or gain calibration is recommended. Typically a 1-point (offset) calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset characteristics, and store this value in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.



C8051F340/1/2/3/4/5/6/7




Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)



5.3. Modes of Operation

ADC0 has a maximum conversion speed of 200 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by (AD0SC + 1) for $0 \le AD0SC \le 31$).

5.3.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2–0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e., timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal
- 6. A Timer 3 overflow

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "on-demand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data registers, ADC0H:ADC0L, when bit AD0INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, Low Byte overflows are used if Timer 2/3 is in 8-bit mode; High byte overflows are used if Timer 2/3 is in 16-bit mode. See Section "21. Timers" on page 247 for timer configuration.

Important Note About Using CNVSTR: The CNVSTR input pin also functions as a Port pin. When the CNVSTR input is used as the ADC0 conversion source, the associated Port pin should be skipped by the Digital Crossbar. To configure the Crossbar to skip a pin, set the corresponding bit in the PnSKIP register to '1'. See **Section "15. Port Input/Output" on page 151** for details on Port I/O configuration.



5.3.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked, except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a track-ing period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.4). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "5.3.3. Settling Time Requirements" on page 51.




Figure 5.4. 10-Bit ADC Track and Conversion Example Timing



5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or V_{DD} with respect to GND, R_{TOTAL} reduces to R_{MUX} . See Table 5.1 for ADC0 minimum settling time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


Equation 5.1. ADC0 Settling Time Requirements


Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (10).





Single-Ended Mode

Figure 5.5. ADC0 Equivalent Input Circuits



SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select

R	R	R	R/W AMX0P4	R/W AMX0P3	R/W AMX0P2	R/W AMX0P1	R/W AMX0P0	Reset Value	
- Bit7	- Bit6	- Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address	
DILI	DILO	BIG	DIL4	DILJ	DILZ	DILI	BILU	0xBB	
								UNDD	
Bits7–5: I	UNUSED. R	ead = 000	b; Write = do	on't care.					
Bits4–0:	AMX0P4-0:	AMUX0 P	ositive Input	Selection					
r									
	AMX0	P4-0		Positive Ir			sitive Input		
-	000	00	(32-	pin Packag P1.0	e)		Package) 2.0		
-	000			P1.0 P1.1			2.0 2.1		
-	000			P1.1			2.1		
-	000			P1.3			2.2		
-	000		P1.4			P			
-	001		P1.5			P			
-	00110			P1.6			3.0		
-	001	11		P1.7		P	3.1		
-	010	00		P2.0		P	3.4		
-	010	01		P2.1 P2.2 P2.3			3.5		
	010						P3.7 P4.0		
	010								
-	011			P2.4		P4.3			
-	011			P2.5			4.4		
-	011			P2.6			4.5		
-	011			P2.7			4.6		
-	100			P3.0			RVED		
-	100			P0.0			0.3		
ŀ	100 100			P0.1 P0.4			0.4 1.1		
ŀ	100			P0.4 P0.5			1.1 1.2		
ŀ	- 10101		D	ESERVED			T.Z ERVED		
-	10101 -			mp Sensor					
ļ				V _{DD}		Temp Sensor V _{DD}			
	11111		V _{DD}			V DD			



SFR Definition 5.2. AMX0N: AMUX0 Negative Channel Select


R	R	R	R/W AMX0N4	R/W AMX0N3	R/W AMX0N2	R/W AMX0N1	R/W AMX0N0	Reset Value	
- Bit7	- Bit6	- Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
BIt7	BIto	BIt5	BIt4	BIt3	Bit2	BIT	Bitu	SFR Address	
								0xBA	
Bits7–5:	UNUSED. R	ead = 000	b: Write = do	n't care					
	AMX0N4-0:		•						
51101 0.	Note that wh					DC0 operate	es in Sinale	e-ended	
	mode. For al								
			•		·				
	AMX)N4-0		Negative I			gative Inpu	It	
			(32-	(32-pin Package)			(48-pin Package)		
	000			P1.0			2.0		
	000			P1.1			2.1		
	000			P1.2			2.2		
	000			P1.3			P2.3		
	001			P1.4			2.5		
	001			P1.5			2.6		
	001			P1.6			3.0		
	001			P1.7			3.1		
	010			P2.0 P2.1			3.4 3.5		
	010			P2.1			3.5 3.7		
	010			P2.2 P2.3			P4.0		
	010			P2.4			4.0 4.3		
	011			P2.5			P4.4		
	011			P2.6			P4.5		
	011			P2.7			P4.6		
	100			P3.0		RESERVED			
	100			P0.0		P0.3			
	100			P0.1			0.4		
	100			P0.4			1.1		
	101			P0.5			1.2		
	10101 -	- 11101	R	RESERVED			RESERVED		
	111	10		VREF			VREF		
		11		GND (Single-Ended Mode)			GND (Single-Ended Mode)		



SFR Definition 5.3. ADC0CF: ADC0 Configuration

R/W AD0SC4 Bit7	R/W 4 AD0SC3 Bit6	R/W AD0SC2 Bit5	R/W AD0SC1 Bit4	R/W AD0SC0 Bit3	R/W AD0LJST Bit2	R/W - Bit1	R/W - Bit0	Reset Value] 11111000 SFR Address:
Ditt	Dito	Bito	Ditt	Dito	DILZ	Ditt	Dito	0xBC
Bits7–3: AD0SC4–0: ADC0 SAR Conversion Clock Period Bits. SAR Conversion clock is derived from system clock by the following equation, where <i>AD0SC</i> refers to the 5-bit value held in bits AD0SC4-0. SAR Conversion clock requirements are given in Table 5.1. $AD0SC = \frac{SYSCLK}{CLK_{SAR}} - 1$								
Bit2: Bits1–0:	AD0LJST: A 0: Data in AI 1: Data in AI UNUSED. R	DC0H:ADC	0L registers 0L registers	s are right-ju s are left-jus				

SFR Definition 5.4. ADC0H: ADC0 Data Word MSB



SFR Definition 5.5. ADC0L: ADC0 Data Word LSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBD
	ADC0 Data \ For AD0LJS For AD0LJS For AD0LJS	T = 0: Bits	7–0 are the) will always



SFR Definition 5.6. ADC0CN: ADC0 Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
						(bi	t addressable) 0xE8			
Bit7:	AD0EN: AD0	C0 Enable	Bit.								
	0: ADC0 Disabled. ADC0 is in low-power shutdown.										
	1: ADC0 Ena	abled. ADC	0 is active	and ready fo	or data conv	versions.					
Bit6:	AD0TM: AD										
	0: Normal Tr		When ADC	0 is enable	d, tracking i	s continuou	s unless a	conversion			
	is in progres					0 1.11. (h - l				
Bit5:	1: Low-powe					-U dits (see	below).				
5113.	AD0INT: AD 0: ADC0 has					set time AD		leared			
	1: ADC0 has	•									
Bit4:	AD0BUSY: A										
-	Read:	,	-								
	0: ADC0 cor	version is	complete o	r a conversio	on is not cu	rrently in pro	ogress. AD	0INT is set			
	to logic 1 on the falling edge of AD0BUSY.										
	1: ADC0 cor	iversion is i	n progress								
	Write:										
	0: No Effect.			00000-0	006						
Bit3:	1: Initiates A AD0WINT: A										
5115.	0: ADC0 Wir		•	•	-	ed since this	s flan was l	ast cleared			
	1: ADC0 Wir						nag was i				
Bits2–0:	AD0CM2-0:										
	When AD0T	M = 0:									
	000: ADC0 cc	nversion init	iated on eve	ry write of '1'	to AD0BUS	Y.					
	001: ADC0 cc										
	010: ADC0 cc 011: ADC0 co										
	100: ADC0 cc					TR					
	101: ADC0 cc										
	11x: Reserved										
	When AD0T										
	000: Tracking										
	001: Tracking 010: Tracking										
	011: Tracking										
	100: ADC0 tra					•					
	101: Tracking 11x: Reserved	initiated on									




5.4. Programmable Window Detector


The ADC Programmable Window Detector continuously compares the ADC0 conversion results to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GTH, ADC0GTL) and Less-Than (ADC0LTH, ADC0LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC0 Less-Than and ADC0 Greater-Than registers.

The Window Detector registers must be written with the same format (left/right justified, signed/unsigned) as that of the current ADC configuration (left/right justified, single-ended/differential).

SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte




SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte






SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte



SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte





5.4.1. Window Detector In Single-Ended Mode

Figure 5.6 shows two example window comparisons for right-justified, single-ended data, with ADC0LTH:ADC0LTL = 0x0080 (128d) and ADC0GTH:ADC0GTL = 0x0040 (64d). In single-ended mode, the input voltage can range from '0' to VREF x (1023/1024) with respect to GND, and is represented by a 10-bit unsigned integer value. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0x0040 < ADC0H:ADC0L < 0x0080). In the right example, and AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0x0040 or ADC0H:ADC0L > 0x0080). Figure 5.7 shows an example using left-justified data with equivalent ADC0GT and ADC0LT register settings.




Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data





Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data



5.4.2. Window Detector In Differential Mode

Figure 5.8 shows two example window comparisons for right-justified, differential data, with ADC0LTH:ADC0LTL = 0x0040 (+64d) and ADC0GTH:ADC0GTH = 0xFFFF (-1d). In differential mode, the measurable voltage between the input pins is between -VREF and VREF*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0H:ADC0L) is within the range defined by ADC0GTH:ADC0GTL and ADC0LTH:ADC0LTL (if 0xFFFF (-1d) < ADC0H:ADC0L < 0x0040 (64d)). In the right example, an AD0WINT interrupt will be generated if the ADC0 conversion word is outside of the range defined by the ADC0GT and ADC0LT registers (if ADC0H:ADC0L < 0xFFFF (-1d) or ADC0H:ADC0L > 0x0040 (+64d)). Figure 5.9 shows an example using left-justified data with equivalent ADC0GT and ADC0LT register settings.








Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data



Table 5.1. ADC0 Electrical Characteristics

V_{DD} = 3.0 V, VREF = 2.40 V, -40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Max	Units
	DC Accuracy				
Resolution			10		bits
Integral Nonlinearity			±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5	±1	LSB
Offset Error		-15	0	+15	LSB
Full Scale Error		-15	-1	+15	LSB
Offset Temperature Coefficient			10		ppm/°C
Dynamic Performance (10 kH	z sine-wave Single-ended inpu	ut, 1 dB be	low Full	Scale, 2	00 ksps)
Signal-to-Noise Plus Distortion		51	52.5		dB
Total Harmonic Distortion	Up to the 5 th harmonic		-67		dB
Spurious-Free Dynamic Range			78		dB
	Conversion Rate				
SAR Conversion Clock				3	MHz
Conversion Time in SAR Clocks		10			clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate				200	ksps
	Analog Inputs	•		L	
ADC Input Voltage Range	Single Ended (AIN+ – GND) Differential (AIN+ – AIN–)	0 –VREF		VREF VREF	V V
Absolute Pin Voltage with respect to GND	Single Ended or Differential	0		V _{DD}	V
Input Capacitance			5		pF
	Temperature Sensor				
Linearity ¹			±0.1		°C
Gain			2.86		mV/°C
Gain Error ²			±33.5		µV/⁰C
Offset ¹	(Temp = 0 °C)		776		mV
Offset Error ²			±8.51		mV
	Power Specifications			I	
Power Supply Current (V _{DD} supplied to ADC0)	Operating Mode, 200 ksps		400	900	μA
Power Supply Rejection			±0.3		mV/V

Notes:

60

1. Includes ADC offset, gain, and linearity variations.

2. Represents one standard deviation from the mean.



6. Voltage Reference

The Voltage reference MUX on C8051F340/1/2/3/4/5/6/7 devices is configurable to use an externally connected voltage reference, the on-chip reference voltage generator, or the power supply voltage V_{DD} (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For the internal reference or an external source, REFSL should be set to '0'; For V_{DD} as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal ADC bias generator, which is used by the ADC and Internal Oscillator. This enable is forced to logic 1 when either of the aforementioned peripherals is enabled. The ADC bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see SFR Definition 6.1 for REF0CN register details. The Reference bias generator (see Figure 6.1) is used by the Internal Voltage Reference, Temperature Sensor, and Clock Multiplier. The Reference bias is automatically enabled when any of the aforementioned peripherals are enabled. The electrical specifications for the voltage reference and bias circuits are given in Table 6.1.

Important Note About the VREF Pin: The VREF pin, when not using the on-chip voltage reference or an external precision reference, can be configured as a GPIO Port pin. When using an external voltage reference or the on-chip reference, the VREF pin should be configured as analog pin and skipped by the Digital Crossbar. To configure the VREF pin for analog mode, set the corresponding bit in the PnMDIN register to '0'. To configure the Crossbar to skip the VREF pin, set the corresponding bit in register PnSKIP to '1'. Refer to Section "15. Port Input/Output" on page 151 for complete Port I/O configuration details.

The temperature sensor connects to the ADC0 positive input multiplexer (see Section "5.1. Analog Multiplexer" on page 46 for details). The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.




Figure 6.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	-	REFSL	TEMPE	BIASE	REFBE	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xD1		
Bits7–3: UNUSED. Read = 00000b; Write = don't care.										
Bit3: REFSL: Voltage Reference Select.										
	This bit selects the source for the internal voltage reference.									
	0: VREF pin used as voltage reference.									
	1: V _{DD} used as voltage reference.									
Bit2:	TEMPE: Tem	•								
	0: Internal Te	•								
D 114	1: Internal Te	•								
Bit1:	BIASE: Inter	-		ator Enable	e Bit.					
	0: Internal Bi									
Bit0:	1: Internal Bi REFBE: Inter			Enchlo Dit						
DILU.										
	0: Internal Reference Buffer disabled. 1: Internal Reference Buffer enabled. Internal voltage reference driven on the VREF pin.									

SFR Definition 6.1. REF0CN: Reference Control

Table 6.1. Voltage Reference Electrical Characteristics

V_{DD} = 3.0 V; –40 to +85 °C Unless Otherwise Specified

Parameter	Conditions	Min	Тур	Max	Units
	Internal Reference (REFBE = 2)			
Output Voltage	25 °C ambient	2.38	2.44	2.50	V
VREF Short-Circuit Current				10	mA
VREF Temperature Coeffi- cient			15		ppm/°C
Load Regulation	Load = 0 to 200 µA to GND		1.5		ppm/µA
VREF Turn-on Time 1	4.7 μF tantalum, 0.1 μF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1 µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
Power Supply Rejection			140		ppm/V
	External Reference (REFBE =	0)			
Input Voltage Range		0		V _{DD}	V
Input Current	Sample Rate = 200 ksps; VREF = 3.0 V		12		μA
	Bias Generators	•	•	•	
ADC Bias Generator	BIASE = '1'		100		μA
Reference Bias Generator			40		μA



7. Comparators

C8051F340/1/2/3/4/5/6/7 devices include two on-chip programmable voltage Comparators. A block diagram of the comparators is shown in Figure 7.1, where "n" is the comparator number (0 or 1). The two Comparators operate identically with the following exceptions: (1) Their input selections differ, and (2) Comparator0 can be used as a reset source. For input selection details, refer to SFR Definition 7.2 and SFR Definition 7.5.

Each Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0, CP1), or an asynchronous "raw" output (CP0A, CP1A). The asynchronous signal is available even when the system clock is not active. This allows the Comparators to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator outputs may be configured as open drain or push-pull (see Section "15.2. Port I/O Initialization" on page 155). Comparator0 may also be used as a reset source (see Section "11.5. Comparator0 Reset" on page 108).

The Comparator0 inputs are selected in the CPT0MX register (SFR Definition 7.2). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input. The Comparator1 inputs are selected in the CPT1MX register (SFR Definition 7.5). The CMX1P1-CMX1P0 bits select the Comparator1 positive input; the CMX1N1-CMX1N0 bits select the Comparator1 negative input.

Important Note About Comparator Inputs: The Port pins selected as Comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "15.3. General Purpose Port I/O" on page 158).



C8051F340/1/2/3/4/5/6/7




Figure 7.1. Comparator Functional Block Diagram

Comparator outputs can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, Comparator outputs are available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and supply current falls to less than 100 nA. See **Section "15.1. Priority Crossbar Decoder" on** page 153 for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete Comparator electrical specifications are given in Table 7.1.

Comparator response time may be configured in software via the CPTnMD registers (see SFR Definition 7.3 and SFR Definition 7.6). Selecting a longer response time reduces the Comparator supply current. See Table 7.1 for complete timing and supply current specifications.






Figure 7.2. Comparator Hysteresis Plot

Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 7.1 and SFR Definition 7.4). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 7.2, various levels of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "9.3. Interrupt Handler" on page 91.) The CPnFIF flag is set to '1' upon a Comparator falling-edge, and the CPnRIF flag is set to '1' upon the Comparator rising-edge. Once set, these bits remain set until cleared by software. The output state of the Comparator can be obtained at any time by reading the CPnOUT bit. The Comparator is enabled by setting the CPnEN bit to '1', and is disabled by clearing this bit to '0'.



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	CP0FIF	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9B
Bit7:	CP0EN: Cor	•						
	0: Comparat							
	1: Comparat							
Bit6:	CP0OUT: Co	•	•	ite ⊢lag.				
	0: Voltage or							
DHE	1: Voltage or			- -				
Bit5:	CPORIF: Col				ainaa thia fl	an waa laat	alaarad	
	0: No Compa				since this ha	ag was last	cleared.	
Bit4:	1: Comparat	•	•					
DIL4.	CP0FIF: Cor 0: No Compa				since this fl	ag was last	cleared	
	1: Comparat					ay was last	ciealeu.	
Bits3–2:	CP0HYP1-0	-	-	•		s		
Dit30 2.	00: Positive	•		e riyotereor				
	01: Positive							
	10: Positive							
	11: Positive I							
Bits1–0:	CP0HYN1-0			ve Hysteres	sis Control B	lits.		
	00: Negative							
	01: Negative							
	10: Negative	Hysteresis	= 10 mV.					
	11: Negative	Hysteresis	= 20 mV.					

SFR Definition 7.1. CPT0CN: Comparator0 Control



SFR Definition 7.2. CPT0MX: Comparator0 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	CMX0N2	2 CMX0N	1 CMX0N	0 -	CMX0P2	CMX0P1	CMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9F
Bit7:	UNUSED.	Read = 0b	, Write = do	n't care.				
Bits6–4:	CMX0N2-	CMX0N0: (Comparator	0 Negative Inp	out MUX Se	elect.		
	These bits	select which	ch Port pin i	s used as the	Comparato	or0 negative	e input.	
	CMX0N1	CMX0N1	CMX0N0	Negative	Input	Negative Input (48-pin Package)]
				(32-pin Pac	ckage)			
	0	0	0	P1.1		P2.1		
	0	0	1	P1.5		P2.	.6	
		1 0 P2.1 P3.5			1			
	0					-	-	
	0	1 1	1	P2.1 P2.5		P3. P4.	-	-
5:10	0	1 0	1 0	P2.5 P0.1		-	.4	
Bit3: Bits2–0:	0 1 UNUSED. CMX0P2-0	1 0 Read = 0b CMX0P0: 0	1 0 , Write = do Comparator	P2.5 P0.1 n't care. 0 Positive Inpu is used as the Positive I	ut MUX Sel Comparato	P4. P0. ect. or0 positive Positive	4 4 input.	
	0 1 UNUSED. CMX0P2–0 These bits	1 0 Read = 0b CMX0P0: 0 select whic	1 0 , Write = do Comparator ch Port pin i	P2.5 P0.1 n't care. 0 Positive Inpu s used as the	ut MUX Sel Comparato nput ckage)	P4. P0. ect. or0 positive	input.	
	0 1 UNUSED. CMX0P2-(These bits	1 0 Read = 0b CMX0P0: 0 select whic CMX0P1	1 0 , Write = do Comparatori ch Port pin i CMX0P0	P2.5 P0.1 n't care. 0 Positive Inpu s used as the Positive I (32-pin Pac	ut MUX Sel Comparato nput ckage)	P4. P0. pr0 positive Positive (48-pin P	4 4 input. e Input ackage)	
	0 1 UNUSED. CMX0P2-0 These bits CMX0P1 0	1 0 Read = 0b CMX0P0: 0 select whic CMX0P1 0	1 0 Write = do Comparator ch Port pin i CMX0P0 0	P2.5 P0.1 n't care. 0 Positive Inpu s used as the Positive I (32-pin Pac P1.0	ut MUX Sel Comparato nput ckage)	P4. P0. pr0 positive Positive (48-pin P P2	4 4 input. e Input ackage) .0 .5	
	0 1 UNUSED. CMX0P2-0 These bits CMX0P1 0 0	1 0 Read = 0b CMX0P0: 0 select white CMX0P1 0 0	1 0 Write = do Comparator ch Port pin i CMX0P0 0 1	P2.5 P0.1 n't care. 0 Positive Inpu s used as the Positive I (32-pin Pao P1.0 P1.4	ut MUX Sel Comparato nput ckage)	P4. P0. or0 positive Positive (48-pin P P2 P2	4 4 input. ackage) .0 .5 .4	



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	CPORIE	CP0FIE	-	-	CP0MD1	CP0MD0	00000010	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0x9D	
Bits7–6: UNUSED. Read = 00b. Write = don't care. Bit5: CP0RIE: Comparator0 Rising-Edge Interrupt Enable. 0: Comparator0 rising-edge interrupt disabled. 1: Comparator0 rising-edge interrupt enabled. Bit4: CP0FIE: Comparator0 Falling-Edge Interrupt Enable. 0: Comparator0 Falling-Edge Interrupt Enable. 0: Comparator0 Falling-Edge Interrupt Enable. 1: Comparator0 falling-edge interrupt disabled. 1: Comparator0 falling-edge interrupt enabled.									
	UNUSED. F	Read = 00b.	Write = dor	i't care.					
Bits1–0:	CP0MD1-C								
	These bits s	elect the re	sponse time	e for Compa	irator0.				
	Mode	CP0MD1	CP0MD0	CP0 Res	ponse Tim	e*			
	0	0	0	Fastest	Response				
	1	0	1						
	2	1	0						
	3	1	1		st Power				



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP1EN	CP10UT	CP1RIF	CP1FIF	CP1HYP1	CP1HYP0	CP1HYN1	CP1HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9A
Bit7:	CP1EN: Cor	•						
	0: Comparat							
	1: Comparat							
Bit6:	CP1OUT: Co	•	•	ite Flag.				
	0: Voltage or							
	1: Voltage or							
Bit5:	CP1RIF: Co	•		•				
	0: No Compa				since this fla	ag was last	cleared.	
	1: Comparat	-	-					
Bit4:	CP1FIF: Cor							
	0: No Compa				since this fl	lag was last	cleared.	
	1: Comparat							
Bits3–2:				e Hysteres	s Control Bit	IS.		
	00: Positive							
	01: Positive							
	10: Positive							
	11: Positive							
Bits1–0:	CP1HYN1-C	•	•	ve Hystere	sis Control B	its.		
	00: Negative	•						
	01: Negative							
	10: Negative							
	11: Negative	riysteresis	- 20 mv.					

SFR Definition 7.4. CPT1CN: Comparator1 Control



SFR Definition 7.5. CPT1MX: Comparator1 MUX Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	CMX1N2	2 CMX1N	1 CMX1N	10 - 0	CMX1P2	CMX1P1	CMX1P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9E
Bit7:	UNUSED.							
3its6–4:				1 Negative Inpu				
	These bits	select which	ch Port pin	is used as the C	Comparate	or1 negative	e input.	
	CMX1N2	CMX1N1	CMX1N0	Negative Input Negative Inp (32-pin Package) (48-pin Packa				
	0	0	0	P1.3		P2.3		
	0	0	1	P1.7		P3.1		
	0	1	0	P2.3		P4.0		
	0	1	1	P2.7		P4.6		
	1	0	0	P0.5		P1.2		
					•			
		CMX1P0: 0	Comparator ch Port pin	on't care. 1 Positive Input is used as the C Positive Inp	Comparate		·	
	CMX1P1–0 These bits	CMX1P0: 0 select whic CMX1P1	Comparator ch Port pin CMX1P0	1 Positive Input is used as the C Positive Inp (32-pin Packa	Comparate	or1 positive Positive In 48-pin Pack	put	
	CMX1P1–0 These bits	CMX1P0: 0 select whic	Comparator ch Port pin	1 Positive Input is used as the C Positive Inp	Comparate	or1 positive Positive In	put	
	CMX1P1-0 These bits CMX1P2 0 0	CMX1P0: 0 select white CMX1P1 0 0	Comparator ch Port pin CMX1P0 0 1	1 Positive Input is used as the C Positive Inp (32-pin Packa P1.2 P1.6	Comparate	Positive In 48-pin Pack P2.2 P3.0	put	
Bit3: Bits2–0:	CMX1P1– These bits CMX1P2 0 0 0	CMX1P0: C select white CMX1P1 0 0 1	Comparator ch Port pin CMX1P0 0	1 Positive Input is used as the C Positive Inp (32-pin Packa P1.2 P1.6 P2.2	Comparate	Positive In 48-pin Pack P2.2 P3.0 P3.7	put	
	CMX1P1-0 These bits CMX1P2 0 0	CMX1P0: 0 select white CMX1P1 0 0	Comparator ch Port pin CMX1P0 0 1	1 Positive Input is used as the C Positive Inp (32-pin Packa P1.2 P1.6	Comparate	Positive In 48-pin Pack P2.2 P3.0	put	



SFR Definition 7.6. CPT1MD: Compare	ator1 Mode Selection

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	CP1RIE	CP1FIE	-	-	CP1MD1	CP1MD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x9C
Dito7 6:		Pood - 00h	Write - der	't ooro				
Bit5:	UNUSED. F CP1RIE: Co				nabla			
DIU.	0: Compara	•		•	nable.			
	1: Compara	•	• •					
Bit4:		•	• •		nabla			
DIL4.	CP1FIE: Co	•		•				
	0: Compara	•	•	•				
D:4-1 0.	1: Compara	•	•	•				
Bits1–0:	CP1MD1-C		•					
	These bits s	select the re	sponse ume	e for Compa	irator i.			
	Mode	CP1MD1	CP1MD0	CP1 Res	ponse Tim	e*		
	0	0	0	Fastes	t Response			
	1	0	1					
	2	1	0					
	3	1	1	Lowe	st Power			
* See Tab	ole 7.1 for res	sponse time	parameters	6.				



Table 7.1. Comparator Electrical Characteristics

V_{DD} = 3.0 V, -40 to +85 °C unless otherwise noted.

All specifications apply to both Comparator0 and Comparator1 unless otherwise noted.

Parameter	Conditions	Min	Тур	Мах	Units
Response Time:	CP0+ – CP0– = 100 mV		100		ns
Mode 0, Vcm* = 1.5 V	CP0+ – CP0– = –100 mV		250		ns
Response Time:	CP0+ – CP0– = 100 mV		175		ns
Mode 1, Vcm* = 1.5 V	CP0+ – CP0– = –100 mV		500		ns
Response Time:	CP0+ – CP0– = 100 mV		320		ns
Mode 2, Vcm* = 1.5 V	CP0+ – CP0– = –100 mV		1100		ns
Response Time:	CP0+ – CP0– = 100 mV		1050		ns
Mode 3, Vcm* = 1.5 V	CP0+ – CP0– = –100 mV		5200		ns
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	2	5	10	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	20	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	30	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	2	5	10	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	20	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	30	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		V _{DD} + 0.25	V
Input Capacitance			3		pF
Input Bias Current			0.001		nA
Input Offset Voltage		-5		+5	mV
	Power Supp	ly	•		I.
Power Supply Rejection			0.1		mV/V
Power-up Time			10		μs
	Mode 0		7.6		μA
Supply Current at DC	Mode 1		3.2		μA
	Mode 2		1.3		μA
	Mode 3		0.4		μA

*Note: Vcm is the common-mode voltage on CP0+ and CP0-.



8. Voltage Regulator (REG0)

C8051F340/1/2/3/4/5/6/7 devices include a voltage regulator (REG0). When enabled, the REG0 output appears on the V_{DD} pin and can be used to power external devices. REG0 can be enabled/disabled by software using bit REGEN in register REG0CN. See Table 8.1 for REG0 electrical characteristics.

Note that the VBUS signal must be connected to the VBUS pin when using the device in a USB network. The VBUS signal should only be connected to the REGIN pin when operating the device as a bus-powered function. REG0 configuration options are shown in Figure 8.1–Figure 8.4.

8.1. Regulator Mode Selection

REG0 offers a low power mode intended for use when the device is in suspend mode. In this low power mode, the REG0 output remains as specified; however the REG0 dynamic performance (response time) is degraded. See Table 8.1 for normal and low power mode supply current specifications. The REG0 mode selection is controlled via the REGMOD bit in register REG0CN.

8.2. VBUS Detection

When the USB Function Controller is used (see section **Section "16. Universal Serial Bus Controller (USB0)" on page 167**), the VBUS signal should be connected to the VBUS pin. The VBSTAT bit (register REGOCN) indicates the current logic level of the VBUS signal. If enabled, a VBUS interrupt will be generated when the VBUS signal matches the polarity selected by the VBPOL bit in register REGOCN. The VBUS interrupt is level-sensitive, and has no associated interrupt pending flag. The VBUS interrupt will be active as long as the VBUS signal matches the polarity selected by VBPOL. See Table 8.1 for VBUS input parameters.

Important Note: When USB is selected as a reset source, a system reset will be generated when the VBUS signal matches the polarity selected by the VBPOL bit. See **Section "11. Reset Sources" on page 105** for details on selecting USB as a reset source

Table 8.1. Voltage Regulator Electrical Specifications

-40 to +85	°C unless	otherwise	specified.
------------	-----------	-----------	------------

Parameter	Conditions	Min	Тур	Мах	Units
Input Voltage Range ¹		2.7		5.25	V
Output Voltage (V _{DD}) ²	Output Current = 1 to 100 mA	3.0	3.3	3.6	V
Output Current ²				100	mA
VBUS Detection Input Threshold		1.0	1.8	4.0	V
Bias Current	Normal Mode (REGMOD = '0') Low Power Mode (REGMOD = '1')		65 35	111 61	μA
Dropout Voltage (V _{DO}) ³	IDD = 1 mA IDD = 100 mA		1 100		mV/mA

Notes:

1. Input range specified for regulation. When an external regulator is used, should be tied to V_{DD} .

2. Output current is total regulator output, including any current required by the C8051F34x.

3. The minimum input voltage is 2.70 V or VDD + V_{DO} (max load), whichever is greater.






Figure 8.1. REG0 Configuration: USB Bus-Powered




Figure 8.2. REG0 Configuration: USB Self-Powered






Figure 8.3. REG0 Configuration: USB Self-Powered, Regulator Disabled




Figure 8.4. REG0 Configuration: No USB Connection



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
REGDIS	S VBSTAT	VBPOL	REGMOD	Reserved	Reserved	Reserved	Reserved	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xC9
Bit7:	Bit7: REGDIS: Voltage Regulator Disable. 0: Voltage Regulator Enabled. 1: Voltage Regulator Disabled.							
Bit6:	VBSTAT: VB	•						
	0: VBUS sig 1: VBUS sig	nal currentl	y present (c	levice attac			x).	
Bit5:	VBPOL: VBU	•						
Bit4:	This bit selects the VBUS interrupt polarity. 0: VBUS interrupt active when VBUS is low. 1: VBUS interrupt active when VBUS is high. Bit4: REGMOD: Voltage Regulator Mode Select. This bit selects the Voltage Regulator mode. When REGMOD is set to '1', the voltage regu- lator operates in low power (suspend) mode. 0: USB0 Voltage Regulator in normal mode.							
Bits3–0:	1: USB0 Voltage Regulator in low power mode. 0: Reserved. Read = 0000b. Must Write = 0000b.							
					-			

SFR Definition 8.1. REG0CN: Voltage Regulator Control



9. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are four 16-bit counter/timers (see description in Section 21), an enhanced full-duplex UART (see description in Section 18), an Enhanced SPI (see description in Section 20), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 9.2.6), and 25 Port I/O (see description in Section 15). The CIP-51 also includes on-chip debug hardware (see description in Section 23), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 9.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 0 to 48 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 25 Port I/O

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 9.1. CIP-51 Block Diagram



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that for execution time.

Clocks to Execute	1	2	2/4	3	3/5	4	5	4/6	6	8
Number of Instructions	26	50	5	10	7	5	2	1	2	1

Programming and Debugging Support

In-system programming of the Flash program memory and communication with on-chip debug support logic is accomplished via the Silicon Labs 2-Wire Development Interface (C2). Note that the re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins. C2 details can be found in Section "23. C2 Interface" on page 283.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, debugger, and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. An 8051 assembler, linker and evaluation 'C' compiler are included in the Development Kit. Many third party macro assemblers and C compilers are also available, which can be used directly with the IDE.

9.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

9.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.



9.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F340/1/2/3/4/5/6/ 7 does not support off-chip data or program memory). In the CIP-51, the MOVX write instruction is used to accesses external RAM (XRAM) and the on-chip program memory space implemented as re-programmable Flash memory. The Flash access feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "12. Flash Memory" on page 113 for further details.

Mnemonic	Description	Bytes	Clock Cycles
	Arithmetic Operations		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	Logical Operations	l	
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2

Table 9.1. CIP-51 Instruction Set Summary



Table 9.1. CIP-51	Instruction Set Summary	(Continued)
-------------------	-------------------------	-------------

Mnemonic	Description	Bytes	Clock Cycles
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	Data Transfer	•	
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	Boolean Manipulation		1



Mnemonic	Description	Bytes	Clock Cycles
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/4
JNC rel	Jump if Carry is not set	2	2/4
JB bit, rel	Jump if direct bit is set	3	3/5
JNB bit, rel	Jump if direct bit is not set	3	3/5
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/5
	Program Branching	•	•
ACALL addr11	Absolute subroutine call	2	4
LCALL addr16	Long subroutine call	3	5
RET	Return from subroutine	1	6
RETI	Return from interrupt	1	6
AJMP addr11	Absolute jump	2	4
LJMP addr16	Long jump	3	5
SJMP rel	Short jump (relative address)	2	4
JMP @A+DPTR	Jump indirect relative to DPTR	1	4
JZ rel	Jump if A equals zero	2	2/4
JNZ rel	Jump if A does not equal zero	2	2/4
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/5
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/5
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/5
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/6
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/4
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/5
NOP	No operation	1	1

Table 9.1. CIP-51 Instruction Set Summary (Continued)



C8051F340/1/2/3/4/5/6/7

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



9.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 9.2.




Figure 9.2. Memory Map

9.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F340/1/2/3/4/5/6/7 implements 64k or 32k bytes of this program memory space as in-system, re-programmable Flash memory. Note that on the C8051F340/2/4/6 (64k version), addresses above 0xFBFF are reserved.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "12. Flash Memory" on page 113 for further details.



9.2.2. Data Memory

The CIP-51 includes 256 of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory organization of the CIP-51.

9.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 9.4). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

9.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22h.3

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

9.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.



9.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 9.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 9.3, for a detailed description of each register.

F8	SPIOCN	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL4	PCA0CPH4	VDM0CN
F0	В	P0MDIN	P1MDIN	P2MDIN	P3MDIN	P4MDIN	EIP1	EIP2
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	RSTSRC
E0	ACC	XBR0	XBR1	XBR2	IT01CF	SMOD1	EIE1	EIE2
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2	PCA0CPM3	PCA0CPM4	P3SKIP
D0	PSW	REF0CN	SCON1	SBUF1	P0SKIP	P1SKIP	P2SKIP	USB0XCN
C8	TMR2CN	REG0CN	TMR2RLL	TMR2RLH	TMR2L	TMR2H	-	-
C0	SMB0CN	SMB0CF	SMB0DAT	ADC0GTL	ADC0GTH	ADC0LTL	ADC0LTH	P4
B8	IP	CLKMUL	AMX0N	AMX0P	ADC0CF	ADC0L	ADC0H	-
B0	P3	OSCXCN	OSCICN	OSCICL	SBRLL1	SBRLH1	FLSCL	FLKEY
A8	IE	CLKSEL	EMI0CN	-	SBCON1	-	P4MDOUT	PFE0CN
A0	P2	SPI0CFG	SPI0CKR	SPI0DAT	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT
98	SCON0	SBUF0	CPT1CN	CPT0CN	CPT1MD	CPT0MD	CPT1MX	CPT0MX
90	P1	TMR3CN	TMR3RLL	TMR3RLH	TMR3L	TMR3H	USB0ADR	USB0DAT
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH	EMI0TC	EMI0CF	OSCLCN	PCON
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	(bit addressable)							

Table 9.2. Special Function Register (SFR) Memory Map



Table 9.3. Special Function Registers

Register	Address	Description	Page
ACC	0xE0	Accumulator	90
ADC0CF	0xBC	ADC0 Configuration	54
ADC0CN	0xE8	ADC0 Control	55
ADC0GTH	0xC4	ADC0 Greater-Than Compare High	56
ADC0GTL	0xC3	ADC0 Greater-Than Compare Low	56
ADC0H	0xBE	ADC0 High	54
ADC0L	0xBD	ADC0 Low	54
ADC0LTH	0xC6	ADC0 Less-Than Compare Word High	57
ADC0LTL	0xC5	ADC0 Less-Than Compare Word Low	57
AMX0N	0xBA	AMUX0 Negative Channel Select	53
AMX0P	0xBB	AMUX0 Positive Channel Select	52
В	0xF0	B Register	91
CKCON	0x8E	Clock Control	253
CLKMUL	0xB9	Clock Multiplier	146
CLKSEL	0xA9	Clock Select	148
CPT0CN	0x9B	Comparator0 Control	66
CPT0MD	0x9D	Comparator0 Mode Selection	68
CPT0MX	0x9F	Comparator0 MUX Selection	67
CPT1CN	0x9A	Comparator1 Control	69
CPT1MD	0x9C	Comparator1 Mode Selection	71
CPT1MX	0x9E	Comparator1 MUX Selection	70
DPH	0x83	Data Pointer High	89
DPL	0x82	Data Pointer Low	89
EIE1	0xE6	Extended Interrupt Enable 1	96
EIE2	0xE7	Extended Interrupt Enable 2	98
EIP1	0xF6	Extended Interrupt Priority 1	97
EIP2	0xF7	Extended Interrupt Priority 2	98
EMI0CN	0xAA	External Memory Interface Control	124
EMI0CF	0x85	External Memory Interface Configuration	125
EMI0TC	0x84	External Memory Interface Timing	130
FLKEY	0xB7	Flash Lock and Key	118
FLSCL	0xB6	Flash Scale	119
IE	0xA8	Interrupt Enable	94
IP	0xB8	Interrupt Priority	95
IT01CF	0xE4	INT0/INT1 Configuration	99
OSCICL	0xB3	Internal Oscillator Calibration	141
OSCICN	0xB2	Internal Oscillator Control	140
OSCLCN	0x86	Internal Low-Frequency Oscillator Control	142
OSCXCN	0xB1	External Oscillator Control	145
P0	0x80	Port 0 Latch	158
POMDIN	0xF1	Port 0 Input Mode Configuration	158
POMDOUT	0xA4	Port 0 Output Mode Configuration	159
POSKIP	0xD4	Port 0 Skip	159

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.



Table 9.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	Description	Page
P1MDIN	0xF2	Port 1 Input Mode Configuration	160
P1MDOUT	0xA5	Port 1 Output Mode Configuration	160
P1SKIP	0xD5	Port 1 Skip	161
P2	0xA0	Port 2 Latch	161
P2MDIN	0xF3	Port 2 Input Mode Configuration	161
P2MDOUT	0xA6	Port 2 Output Mode Configuration	162
P2SKIP	0xD6	Port 2 Skip	162
P3	0xB0	Port 3 Latch	163
P3MDIN	0xF4	Port 3 Input Mode Configuration	163
P3MDOUT	0xA7	Port 3 Output Mode Configuration	163
P3SKIP	0xDF	Port 3Skip	164
P4	0xC7	Port 4 Latch	164
P4MDIN	0xF5	Port 4 Input Mode Configuration	165
P4MDOUT	0xAE	Port 4 Output Mode Configuration	165
PCA0CN	0xD8	PCA Control	278
PCA0CPH0	0xFC	PCA Capture 0 High	282
PCA0CPH1	0xEA	PCA Capture 1 High	282
PCA0CPH2	0xEC	PCA Capture 2 High	282
PCA0CPH3	0xEE	PCA Capture 3High	282
PCA0CPH4	0xFE	PCA Capture 4 High	282
PCA0CPL0	0xFB	PCA Capture 0 Low	281
PCA0CPL1	0xE9	PCA Capture 1 Low	281
PCA0CPL2	0xEB	PCA Capture 2 Low	281
PCA0CPL3	0xED	PCA Capture 3 Low	281
PCA0CPL4	0xFD	PCA Capture 4 Low	281
PCA0CPM0	0xDA	PCA Module 0 Mode Register	280
PCA0CPM1	0xDB	PCA Module 1 Mode Register	280
PCA0CPM2	0xDC	PCA Module 2 Mode Register	280
PCA0CPM3	0xDD	PCA Module 3 Mode Register	280
PCA0CPM4	0xDE	PCA Module 4 Mode Register	280
PCA0H	0xFA	PCA Counter High	281
PCA0L	0xF9	PCA Counter Low	281
PCA0MD	0xD9	PCA Mode	279
PCON	0x87	Power Control	101
PFE0CN	0xAF	Prefetch Engine Control	103
PSCTL	0x8F	Program Store R/W Control	118
PSW	0xD0	Program Status Word	90
REF0CN	0xD1	Voltage Reference Control	62
REG0CN	0xC9	Voltage Regulator Control	76
RSTSRC	0xEF	Reset Source Configuration/Status	110
SBCON1	0xAC	UART1 Baud Rate Generator Control	230
SBRLH1	0xB5	UART1 Baud Rate Generator High	231
SBRLL1	0xB4	UART1 Baud Rate Generator Low	231
SBUF1	0xD3	UART1 Data Buffer	230
SCON1	0xD2	UART1 Control	228



Table 9.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.


Register	Address	Description	Page
SBUF0	0x99	UART0 Data Buffer	221
SCON0	0x98	UART0 Control	220
SMB0CF	0xC1	SMBus Configuration	204
SMB0CN	0xC0	SMBus Control	206
SMB0DAT	0xC2	SMBus Data	208
SMOD1	0xE5	UART1 Mode	229
SP	0x81	Stack Pointer	89
SPI0CFG	0xA1	SPI Configuration	240
SPI0CKR	0xA2	SPI Clock Rate Control	242
SPI0CN	0xF8	SPI Control	241
SPI0DAT	0xA3	SPI Data	242
TCON	0x88	Timer/Counter Control	251
TH0	0x8C	Timer/Counter 0 High	254
TH1	0x8D	Timer/Counter 1 High	254
TL0	0x8A	Timer/Counter 0 Low	254
TL1	0x8B	Timer/Counter 1 Low	254
TMOD	0x89	Timer/Counter Mode	252
TMR2CN	0xC8	Timer/Counter 2 Control	259
TMR2H	0xCD	Timer/Counter 2 High	260
TMR2L	0xCC	Timer/Counter 2 Low	260
TMR2RLH	0xCB	Timer/Counter 2 Reload High	260
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	260
TMR3CN	0x91	Timer/Counter 3Control	265
TMR3H	0x95	Timer/Counter 3 High	266
TMR3L	0x94	Timer/Counter 3Low	266
TMR3RLH	0x93	Timer/Counter 3 Reload High	266
TMR3RLL	0x92	Timer/Counter 3 Reload Low	266
VDM0CN	0xFF	V _{DD} Monitor Control	107
USB0ADR	0x96	USB0 Indirect Address Register	171
USB0DAT	0x97	USB0 Data Register	172
USB0XCN	0xD7	USB0 Transceiver Control	169
XBR0	0xE1	Port I/O Crossbar Control 0	156
XBR1	0xE2	Port I/O Crossbar Control 1	157
XBR2	0xE3	Port I/O Crossbar Control 2	157
All Other Ad	dresses	Reserved	




9.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic I. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.


SFR Definition 9.1. DPL: Data Pointer Low Byte



SFR Definition 9.2. DPH: Data Pointer High Byte



SFR Definition 9.3. SP: Stack Pointer





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset Value				
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
		bito bito bito bito bito bito bito bito										
Bit7:	CY: Carry	•										
			e last arithmet	•			,	a borrow				
D:40.			ared to logic 0 b	by all othe	rarithmetic	operations	•					
Bit6:	AC: Auxilia			oporation	regulted in	a corru into	(addition) a					
			e last arithmetic high order nibbl									
Bit5:	F0: User F	,			lieu lo logic	o by all oth						
Dito.			ble, general pu	rnose flag	for use un	der softwar	e control					
Bits4–3:			Bank Select.	i pooo nag			o oontron.					
	These bits select which register bank is used during register accesses.											
	RS1	RS0 I	Register Bank	Addı	ress							
	RS1 0	RS0	Register Bank 0	Addı 0x00 -								
			-		0x07							
	0	0	0	0x00 -	0x07 0x0F							
	0 0	0	0	0x00 - 0x08 -	0x07 0x0F 0x17							
Bit2.	0 0 1 1	0 1 0 1	0 1 2	0x00 - 0x08 - 0x10 -	0x07 0x0F 0x17							
Bit2:	0 0 1 1 0V: Overfl	0 1 0 1 0 vw Flag.	0 1 2 3	0x00 - 0x08 - 0x10 - 0x18 -	0x07 0x0F 0x17 0x1F							
Bit2:	0 0 1 1 OV: Overfl This bit is	0 1 0 1 ow Flag. set to 1 uno	0 1 2 3 der the following	0x00 - 0x08 - 0x10 - 0x18 - g circumst	0x07 0x0F 0x17 0x1F ances:	nae overfla	w					
Bit2:	0 0 1 1 OV: OverfI This bit is s • An ADD,	0 1 0 1 ow Flag. set to 1 und ADDC, or 5	0 1 2 3 der the following SUBB instruction	0x00 - 0x08 - 0x10 - 0x18 - g circumst	0x07 0x0F 0x17 0x1F ances: a sign-cha	•						
Bit2:	0 0 1 1 OV: Overfl This bit is s • An ADD, • A MUL in	0 1 0 1 ow Flag. set to 1 und ADDC, or s struction re	0 1 2 3 der the followin SUBB instructions	0x00 - 0x08 - 0x10 - 0x18 - g circumst on causes rflow (resu	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate	•						
Bit2:	0 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in • A DIV ins	0 1 0 1 ow Flag. set to 1 und ADDC, or 5 struction re truction ca	0 1 2 3 der the followin SUBB instructio esults in an ove uses a divide-b	0x00 - 0x08 - 0x10 - 0x18 - g circumst on causes rflow (resu	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition.	r than 255)		s in all other				
Bit2:	0 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in • A DIV ins	0 1 0 1 ow Flag. set to 1 und ADDC, or 5 struction re truction ca	0 1 2 3 der the followin SUBB instructions	0x00 - 0x08 - 0x10 - 0x18 - g circumst on causes rflow (resu	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition.	r than 255)		s in all other				
Bit2: Bit1:	0 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in • A DIV ins The OV bit	0 1 0 1 ow Flag. set to 1 und ADDC, or s struction re truction ca is cleared	0 1 2 3 der the followin SUBB instructio esults in an ove uses a divide-b	0x00 - 0x08 - 0x10 - 0x18 - g circumst on causes rflow (resu	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition.	r than 255)		s in all other				
	0 0 1 1 OV: Overfl This bit is • An ADD, • A MUL in • A DIV ins The OV bit cases. F1: User F	0 1 0 1 ow Flag. set to 1 und ADDC, or s struction re truction ca is cleared lag 1.	0 1 2 3 der the followin SUBB instructio esults in an ove uses a divide-b	0x00 - 0x08 - 0x10 - 0x18 - g circumst on causes rflow (resu y-zero cou D, ADDC,	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU	r than 255) L, and DIV	instructions	s in all other				
	0 0 1 1 0V: Overfl This bit is s • An ADD, • A MUL in • A DIV ins The OV bit cases. F1: User F This is a b PARITY: P	0 1 0 1 ow Flag. set to 1 und ADDC, or 5 struction re truction ca is cleared lag 1. t-addressa arity Flag.	0 1 2 3 der the following SUBB instruction sults in an over uses a divide-b to 0 by the ADI ble, general put	0x00 - 0x08 - 0x10 - 0x18 - 0x18 - g circumst on causes rflow (resu by-zero con D, ADDC, rpose flag	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU	r than 255) L, and DIV der softwar	instructions e control.					
Bit1:	0 0 1 1 0V: Overfl This bit is s • An ADD, • A MUL in • A DIV ins The OV bit cases. F1: User F This is a b PARITY: P	0 1 0 1 0 set to 1 und ADDC, or 5 struction re truction ca is cleared lag 1. t-addressa arity Flag. set to logic	0 1 2 3 der the following SUBB instruction esults in an over uses a divide-b to 0 by the ADI	0x00 - 0x08 - 0x10 - 0x18 - 0x18 - g circumst on causes rflow (resu by-zero con D, ADDC, rpose flag	0x07 0x0F 0x17 0x1F ances: a sign-cha ult is greate ndition. SUBB, MU	r than 255) L, and DIV der softwar	instructions e control.					

SFR Definition 9.4. PSW: Program Status Word

SFR Definition 9.5. ACC: Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable) 0xE0
	ACC: Accum		mulator for	arithmetic o	operations.			



SFR Definition 9.6. B: B Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bi	t addressable) 0xF0
Bits7–0:	B: B Registe This register		a second ac	ccumulator	for certain a	rithmetic o	perations.	

9.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting multiple interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

9.3.1. MCU Interrupt Sources and Vectors

The MCU supports multiple interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 9.4 on page 93. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

9.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (**Section "21.1. Timer 0 and Timer 1" on page 247**) select level or edge sensitive. The following table lists the possible configurations.



IT0	IN0PL	/INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see SFR Definition 9.13). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "15.1. Priority Crossbar Decoder" on page 153 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

9.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 9.4.

9.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 6 system clock cycles: 1 clock cycle to detect the interrupt and 5 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 20 system clock cycles: 1 clock cycle to detect the interrupt, 6 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 5 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

Note that the CPU is stalled during Flash write/erase operations and USB FIFO MOVX accesses (see **Section "13.2. Accessing USB FIFO Space" on page 122**). Interrupt service latency will be increased for interrupts occurring while the CPU is stalled. The latency for these situations will be determined by the standard interrupt service procedure (as described above) and the amount of time the CPU is stalled.



Table	9.4.	Interrupt	Summary
-------	------	-----------	---------

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/ INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/ INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	. ,	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	Ν	ET2 (IE.5)	PT2 (IP.5)
SPI0	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y	N	ESPI0 (IE.6)	PSPI0 (IP.6)
SMB0	0x003B	7	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
USB0	0x0043	8	Special	Ν	Ν	EUSB0 (EIE1.1)	PUSB0 (EIP1.1)
ADC0 Window Compare	0x004B	9	AD0WINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
ADC0 Conversion Complete	0x0053	10	AD0INT (ADC0CN.5)	Y	Ν	EADC0 (EIE1.3)	PADC0 (EIP1.3)
Programmable Counter Array	0x005B	11	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	Ν	EPCA0 (EIE1.4)	PPCA0 (EIP1.4)
Comparator0	0x0063	12	CP0FIF (CPT0CN.4) CP0RIF (CPT0CN.5)	Ν	Ν	ECP0 (EIE1.5)	PCP0 (EIP1.5)
Comparator1	0x006B	13	CP1FIF (CPT1CN.4) CP1RIF (CPT1CN.5)	Ν	Ν	ECP1 (EIE1.6)	PCP1 (EIP1.6)
Timer 3 Overflow	0x0073	14	TF3H (TMR3CN.7) TF3L (TMR3CN.6)	Ν	Ν	ET3 (EIE1.7)	PT3 (EIP1.7)
VBUS Level	0x007B	15	N/A	N/A	N/A	EVBUS (EIE2.0)	PVBUS (EIP2.0)
UART1	0x0083	16	RI1 (SCON1.0) TI1 (SCON1.1)	Ν	Ν	ES1 (EIE2.1)	PS1 (EIP2.1)

9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
						(bi	t addressable	e) 0xA8			
Bit7:	EA: Enable A										
	This bit globa	ally enables	s/disables a	II interrupts	. It overrides	s the individ	dual interru	ipt mask set			
	tings.										
	0: Disable all	•									
	1: Enable ea										
Bit6:	ESPI0: Enab		•	•	<i>,</i> .						
	This bit sets		•	10 interrupts	6.						
	0: Disable all		•								
	1: Enable interest		•	ated by SPI	Э.						
Bit5:	ET2: Enable		•								
	This bit sets the masking of the Timer 2 interrupt.										
	0: Disable Timer 2 interrupt.										
	1: Enable interrupt requests generated by the TF2L or TF2H flags.										
Bit4:	ES0: Enable UART0 Interrupt.										
	This bit sets the masking of the UART0 interrupt.										
	0: Disable UART0 interrupt.										
	1: Enable UA	RT0 interr	upt.								
Bit3:	ET1: Enable	Timer 1 Int	terrupt.								
	This bit sets	the maskin	g of the Tin	ner 1 interru	pt.						
	0: Disable all	Timer 1 in	terrupt.								
	1: Enable inte	errupt requ	ests genera	ted by the	TF1 flag.						
Bit2:	EX1: Enable	External Ir	nterrupt 1.								
	This bit sets	the maskin	g of Externa	al Interrupt	1.						
	0: Disable ex	ternal inter	rupt 1.								
	1: Enable inte	errupt requ	ests genera	ted by the	/INT1 input.						
Bit1:	ET0: Enable	Timer 0 Int	terrupt.	-							
	This bit sets	the maskin	g of the Tin	ner 0 interru	pt.						
	0: Disable all	Timer 0 in	terrupt.								
	1: Enable inter	errupt requ	ests genera	ted by the	TF0 flag.						
Bit0:	EX0: Enable		•		÷						
	This bit sets	the maskin	g of Externa	al Interrupt	0.						
	0: Disable ex		•	•							
	1: Enable inte										

SFR Definition 9.7. IE: Interrupt Enable



SFR Definition 9.8. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	PSPI0	PT2	PS0	PT1	PX1	PT0	PX0	1000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address			
						(bi	t addressable	e) 0xB8			
Bit7:	UNUSED. Re										
Bit6:	PSPI0: Seria	•		· /	rupt Priority	Control.					
	This bit sets			•							
	0: SPI0 interi										
	1: SPI0 inter										
Bit5:	PT2: Timer 2										
	This bit sets				t.						
	0: Timer 2 int										
	1: Timer 2 inf										
Bit4:	PS0: UART0 Interrupt Priority Control.										
	This bit sets the priority of the UART0 interrupt.										
	0: UART0 interrupt set to low priority level.										
Bit3:	1: UART0 interrupts set to high priority level. PT1: Timer 1 Interrupt Priority Control.										
DILJ.	This bit sets	•			+						
	0: Timer 1 inf			•	ι.						
	1: Timer 1 inf										
Bit2:	PX1: Externa										
	This bit sets				nt 1 interrun	t .					
	0: External Ir				or i interiup	·					
	1: External Ir										
Bit1:	PT0: Timer 0										
Ditt.	This bit sets	•			t.						
	0: Timer 0 inf			•							
	1: Timer 0 inf	•	•								
Bit0:	PX0: Externa	•	• •								
	This bit sets	•			ot 0 interrup	t.					
	0: External Ir				- 1-						
		•	et to high p								



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
ET3	ECP1	ECP0	EPCA0	EADC0	EWADC0	EUSB0	ESMB0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE6		
Bit7:	ET3: Enable	Timer 3 Int	errupt.							
	This bit sets	the maskin	g of the Tin	ner 3 interru	ıpt.					
	0: Disable Ti									
	1: Enable int				TF3L or TF3	3H flags.				
Bit6:	ECP1: Enab	•	· · ·	•						
	This bit sets	the maskin	g of the CP	1 interrupt.						
	0: Disable C	•								
	1: Enable int				CP1RIF or (CP1FIF flag	JS.			
Bit5:	ECP0: Enab	•	· · ·	•						
	This bit sets		•	0 interrupt.						
	0: Disable C	•								
DILA	1: Enable int		•				JS.			
Bit4:	EPCA0: Enable Programmable Counter Array (PCA0) Interrupt.									
	This bit sets the masking of the PCA0 interrupts. 0: Disable all PCA0 interrupts.									
	1: Enable int		•	ated by DC	10					
Bit3:	EADC0: Ena									
DIG.	This bit sets			•	•	to interrunt				
	0: Disable A		•			ae interrupt	•			
	1: Enable int					I				
Bit2:	EWADC0: E		•			•				
	This bit sets					terrupt.				
	0: Disable A									
	1: Enable int		•			Compare fla	ag (AD0WI	NT).		
Bit1:	EUSB0: Ena		•	,		•	0 (,		
	This bit sets		•	B0 interrup	t.					
	0: Disable al	I USB0 inte	errupts.							
	1: Enable int	errupt requ	ests genera	ated by USE	30.					
Bit0:	ESMB0: Ena									
	This bit sets		•	IB0 interrup	t.					
	0: Disable al		•							
	1: Enable int	errupt requ	ests genera	ated by SMI	30.					

SFR Definition 9.9. EIE1: Extended Interrupt Enable 1



SFR Definition 9.10. EIP1: Extended Intern	rupt Priority 1
--	-----------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PT3	PCP1	PCP0	PPCA0	PADC0	PWADC0	PUSB0	PSMB0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xF6			
Bit7:	PT3: Timer 3	•									
	This bit sets			•	t.						
	0: Timer 3 in	•	•								
	1: Timer 3 in										
Bit6:	PCP1: Com				ontrol.						
	This bit sets										
	0: CP1 interr	•									
2.115	1: CP1 interr	•	• • •								
Bit5:	PCP0: Comp	•	<i>,</i> .		ontrol.						
	This bit sets			•							
	0: CP0 interrupt set to low priority level.										
Bit4:	1: CP0 interrupt set to high priority level.										
5114.	PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.										
	This bit sets the priority of the PCA0 interrupt.										
	0: PCA0 interrupt set to low priority level.1: PCA0 interrupt set to high priority level.										
3it3:	PADC0 ADC	•	• •		Priority Con	trol					
5110.	This bit sets										
	0: ADC0 Col										
	1: ADC0 Col		•	•							
Bit2:	PWADC0: A		•	•	• • •						
	This bit sets		•								
	0: ADC0 Wir				•						
	1: ADC0 Wir		•								
Bit1:	PUSB0: USE		•	• • •							
	This bit sets	•									
	0: USB0 inte										
	1: USB0 inte	•									
BitO:	PSMB0: SM	•	• •		trol.						
	This bit sets										
	0: SMB0 inte										
	1: SMB0 inte	•									



R/W	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	ES1	EVBUS	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE7
Bits7–2 Bit1: Bit0:	2: UNUSED. R ES1: Enable This bit sets 0: Disable U 1: Enable U/ EVBUS: Ena This bit sets 0: Disable al 1: Enable int	e UART1 Int the maskin ART1 intern ART1 intern able VBUS the maskin II VBUS inte	terrupt. Ig of the UA rupt. upt. Level Interru g of the VB errupts.	RT1 interru upt. US interrup	pt. t.	nse.		

SFR Definition 9.11. EIE2: Extended Interrupt Enable 2

SFR Definition 9.12. EIP2: Extended Interrupt Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	PS1	PVBUS	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF7
Bits7–2: Bit1: Bit0:	UNUSED. R PS1: UART1 This bit sets 0: UART1 ini 1: UART1 ini PVBUS: VBU This bit sets 0: VBUS inte 1: VBUS inte	Interrupt F the priority terrupt set t terrupts set JS Level In the priority errupt set to	Priority Cont of the UAR o low priorit to high prior terrupt Prio of the VBU low priority	rol. T1 interrupt ty level. prity level. rity Control. S interrupt. y level.				



SFR Definition 9.13. IT01CF: INT0/INT1 Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xE4				
Note: Re	fer to SFR Def	finition 21.	1 for INT0/1	edge- or le	evel-sensitiv	e interrupt s	selection.					
				-								
Bit7:	IN1PL: /INT1											
	0: /INT1 input is active low.											
	1: /INT1 input is active high. IN1SL2–0: /INT1 Port Pin Selection Bits											
Bits6–4:	These bits se				/INT1 Not	a that this n	in assianm	ont is indo.				
	pendent of th											
	peripheral that											
	assign the Po											
	setting to '1' t						• •	•				
	IN1SL2-0	/INT	1 Port Pin									
	000		P0.0									
	001		P0.1 P0.2									
	010		P0.2									
	100		P0.3 P0.4									
	100		P0.4									
	110		P0.6									
	111		P0.7									
Bit3:	IN0PL: /INT0	Polarity										
	0: /INT0 inter		ve low.									
	1: /INT0 inter	•	•									
Bits2–0:	INT0SL2-0: /											
	These bits se											
	pendent of the Crossbar. /INT0 will monitor the assigned Port pin without disturbing the peripheral that has been assigned the Port pin via the Crossbar. The Crossbar will not											
	assign the Pc		•	•								
	setting to '1' t											
	J		J	-0	,							
	IN0SL2-0	/INT	0 Port Pin									
	000		P0.0									
	001		P0.1									
	010		P0.2									
	011		P0.3									
	100		P0.4									
	101		P0.5									
	110		P0.6									
	111	1	P0.7	I								



9.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts, are inactive, and the internal oscillator is stopped (analog peripherals remain in their selected states; the external oscillator is not affected). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 1.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished through system clock and individual peripheral management. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consumption considerably; however a reset is required to restart the MCU.

The internal oscillator can be placed in Suspend mode (see **Section "14. Oscillators" on page 139**). In Suspend mode, the internal oscillator is stopped until a non-idle USB event is detected, or the VBUS input signal matches the polarity selected by the VBPOL bit in register REGOCN (SFR Definition 8.1).

9.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to **Section "11.6. PCA Watchdog Timer Reset" on page 108** for more information on the use and configuration of the WDT.

9.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of 100 µsec.



SFR Definition 9.14. PCON: Power Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
								0x87			
Bits7–2:	Bits7–2: GF5–GF0: General Purpose Flags 5–0. These are general purpose flags for use under software control.										
Bit1:	STOP: Stop										
_	Setting this b			in Stop mo	de. This bit	t will always	be read a	s 0.			
	1: CPU goes	•		•		· · · ·					
Bit0:	IDLE: Idle M	•	•		,						
	Setting this b	oit will place	the CIP-51	in Idle mod	de. This bit	will always	be read as	0 .			
	Setting this bit will place the CIP-51 in Idle mode. This bit will always be read as 0. 1: CPU goes into Idle mode. (Shuts off clock to CPU, but clock to Timers, Interrupts, Serial										
	Ports, and Analog Peripherals are still active.)										
		U		,							



C8051F340/1/2/3/4/5/6/7

NOTES:



10. Prefetch Engine

The C8051F340/1/2/3/4/5/6/7 family of devices incorporate a 2-byte prefetch engine. Because the access time of the FLASH memory is 40 ns, and the minimum instruction time is roughly 20 ns, the prefetch engine is necessary for full-speed code execution. Instructions are read from FLASH memory two bytes at a time by the prefetch engine, and given to the CIP-51 processor core to execute. When running linear code (code without any jumps or branches), the prefetch engine allows instructions to be executed at full speed. When a code branch occurs, the processor may be stalled for up to two clock cycles while the next set of code bytes is retrieved from FLASH memory. The FLRT bit (FLSCL.4) determines how many clock cycles are used to read each set of two code bytes from FLASH. When operating from a system clock of 25 MHz or less, the FLRT bit should be set to '0' so that the prefetch engine takes only one clock cycle for each read. When operating with a system clock of greater than 25 MHz (up to 48 MHz), the FLRT bit should be set to '1', so that each prefetch code read lasts for two clock cycles.

R	R	R/W	R	R	R	R	R/W	Reset Value
		PFEN					FLBWE	00100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address:	0xAF
Bit 5:	Unused. Rea PFEN: Prefe This bit enab 0: Prefetch e 1: Prefetch e Unused. Rea FLBWE: FLA This bit allow 0: Each byte 1: FLASH by	etch Enable oles the pre engine is dis engine is en ad = 0000b ASH Block V vs block wri e of a softwa	fetch engind sabled. abled. Write = Dc Write Enabl tes to FLAS are FLASH	e. on't Care e. SH memory write is writt				

SFR Definition 10.1. PFE0CN: Prefetch Engine Control



C8051F340/1/2/3/4/5/6/7

NOTES:



11. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pull-ups are enabled during and after the reset. For V_{DD} Monitor and Power-On Resets, the /RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to **Section "14. Oscillators" on page 139** for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (**Section "22.3. Watchdog Timer Mode" on page 276** details the use of the Watchdog Timer). Program execution begins at location 0x0000.




Figure 11.1. Reset Sources



11.1. Power-On Reset

During power-up, the device is held in a reset state and the /RST pin is driven low until V_{DD} settles above V_{RST} . A Power-On Reset delay ($T_{PORDelay}$) occurs before the device is released from reset; this delay is typically less than 0.3 ms. Figure 11.2. plots the power-on and V_{DD} monitor reset timing.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The V_{DD} monitor is enabled following a power-on reset.

Software can force a power-on reset by writing '1' to the PINRSF bit in register RSTSRC.




Figure 11.2. Power-On and V_{DD} Monitor Reset Timing



11.2. Power-Fail Reset / V_{DD} Monitor

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitor will drive the /RST pin low and hold the CIP-51 in a reset state (see Figure 11.2). When V_{DD} returns to a level above V_{RST} , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The V_{DD} monitor is enabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the V_{DD} monitor is enabled and a software reset is performed, the V_{DD} monitor will still be enabled after the reset.

Important Note: The V_{DD} monitor must be enabled before it is selected as a reset source. Selecting the V_{DD} monitor as a reset source before it is enabled and stabilized will cause a system reset. The procedure for configuring the V_{DD} monitor as a reset source is shown below:

- Step 1. Enable the V_{DD} monitor (VDM0CN.7 = '1').
- Step 2. Wait for the V_{DD} monitor to stabilize (see Table 11.1 for the V_{DD} Monitor turn-on time).
- Step 3. Select the V_{DD} monitor as a reset source (RSTSRC.1 = '1').

See Figure 11.2 for V_{DD} monitor timing. See Table 11.1 for complete electrical characteristics of the V_{DD} monitor.

R/W	R	R	R	R	R	R	R	Reset Value
VDMEN	VDDSTAT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xFF
Bit7:	VDMEN: V _{DI} This bit turns			it on/off. The	e V _{DD} Monit	or cannot g	enerate sy	stem resets
	until it is also	selected a	s a reset so	ource in regi	ster RSTSF	RC (SFR De	finition 11.2	2). The V _{DD}
	Monitor mus	t be allowed	d to stabiliz	e before it is	s selected a	s a reset so	ource. Sele	cting the
	V _{DD} monito	r as a rese	t source be	efore it has	stabilized	will genera	ate a syste	m reset.
	See Table 11	.1 for the n	ninimum V _C	DD Monitor t	urn-on time	. The V _{DD} N	/lonitor is e	nabled fol-
	lowing all PC	OR resets.						
	0: V _{DD} Monit	or Disableo	d.					
	1: V _{DD} Monit	or Enabled						
Bit6:	V _{DD} STAT: V _I	_{DD} Status.						
	This bit indic	ates the cu	rrent power	supply stat	us (V _{DD} Mo	onitor outpu	t).	
	0: V _{DD} is at o	or below the	e V _{DD} moni ⁻	tor threshold	d.			
	1: V _{DD} is abo							
Bits5–0:	Reserved. R							

SFR Definition 11.1. VDM0CN: V_{DD} Monitor Control



11.3. External Reset

The external /RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the /RST pin generates a reset; an external pull-up and/or decoupling of the / RST pin may be necessary to avoid erroneous noise-induced resets. See Table 11.1 for complete /RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

11.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If more than 100 µs pass between rising edges on the system clock, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the /RST pin is unaffected by this reset.

11.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), a system reset is generated. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

11.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "22.3. Watchdog Timer Mode" on page 276; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the /RST pin is unaffected by this reset.

11.7. Flash Error Reset

If a Flash read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A Flash write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX write operation is attempted above address 0x3DFF.
- A Flash read is attempted above user code space. This occurs when a MOVC operation is attempted above address 0x3DFF.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above 0x3DFF.
- A Flash read, write or erase attempt is restricted due to a Flash security setting (see Section "12.3. Security Options" on page 115).
- A Flash Write or Erase is attempted when the V_{DD} monitor is not enabled.

The FERROR bit (RSTSRC.6) is set following a Flash error reset. The state of the /RST pin is unaffected by this reset.



11.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the /RST pin is unaffected by this reset.

11.9. USB Reset

Writing '1' to the USBRSF bit in register RSTSRC selects USB0 as a reset source. With USB0 selected as a reset source, a system reset will be generated when either of the following occur:

- RESET signaling is detected on the USB network. The USB Function Controller (USB0) must be enabled for RESET signaling to be detected. See Section "16. Universal Serial Bus Controller (USB0)" on page 167 for information on the USB Function Controller.
- The voltage on the VBUS pin matches the polarity selected by the VBPOL bit in register REG0CN. See Section "8. Voltage Regulator (REG0)" on page 73 for details on the VBUS detection circuit.

The USBRSF bit will read '1' following a USB reset. The state of the /RST pin is unaffected by this reset.



SFR Definition 11.2. RSTSRC: Reset Source

R/W	R	R/W	R/W	R	R/W	R/W	R	Reset Value				
USBRS	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xEF				
Bit7:	USBRSF: US	SB Reset F	lag									
	USBRSF: USB Reset Flag 0: Read: Last reset was not a USB reset; Write: USB resets disabled.											
	1: Read: Las	st reset was	a USB res	set; Write: L	JSB resets e	enabled.						
Bit6:	FERROR: FI	ash Error Ir	ndicator.									
	0: Source of	last reset w	as not a Fl	lash read/w	rite/erase er	ror.						
	1: Source of	last reset w	/as a Flash	read/write/	erase error.							
Bit5:	CORSEF: Co	•			-							
	0: Read: So	urce of last	reset was i	not Compar	ator0; Write	: Compara	tor0 is not a	a reset				
	source.			_								
	1: Read: So	urce of last	reset was (Comparator	0; Write: Co	omparator0	is a reset s	source				
	(active-low).											
Bit4:	SWRSF: Sol			-								
	0: Read: So											
	1: Read: So				RSF bit; Wr	ite: Forces	a system r	eset.				
Bit3:	WDTRSF: W	•		•								
	0: Source of				•							
Bit2:	1: Source of											
DILZ.	MCDRSF: M					octor timor	Nut: Writa: I	Viccina				
	0: Read: Source of last reset was not a Missing Clock Detector timeout; Write: Missing											
	Clock Detector disabled. 1: Poad: Source of last reset was a Missing Clock Detector timeout: Write: Missing Clock											
	1: Read: Source of last reset was a Missing Clock Detector timeout; Write: Missing Clock											
Bit1:	Detector enabled; triggers a reset if a missing clock condition is detected. PORSF: Power-On / V _{DD} Monitor Reset Flag.											
	This bit is se		-	-	s. Writing thi	is bit select	s/deselects	the V _{DD}				
	monitor as a reset source. Note: writing '1' to this bit before the V _{DD} monitor is enabled											
	and stabilize	ed can cau	se a syste	m reset. Se	ee register \	/DM0CN (S	SFR Definiti	on 11.1).				
	and stabilized can cause a system reset. See register VDM0CN (SFR Definition 11.1). 0: Read: Last reset was not a power-on or V _{DD} monitor reset; Write: V _{DD} monitor is not a											
	reset source.											
	1: Read: Last reset was a power-on or V _{DD} monitor reset; all other reset flags indeterminate;											
	Write: V _{DD} monitor is a reset source.											
Bit0:	66											
Dito.	PINRSF: HW Pin Reset Flag. 0: Source of last reset was not /RST pin.											
	1: Source of											
	r bits that ac											



Table 11.1. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
/RST Output Low Voltage	I _{OL} = 8.5 mA, V _{DD} = 2.7 to 3.6 V			0.6	V
/RST Input High Voltage		0.7 x V _{DD}			V
/RST Input Low Voltage				0.3 x V _{DD}	
/RST Input Pull-Up Current	/RST = 0.0 V		25	40	μA
V_{DD} POR Threshold (V_{RST})		2.40	2.55	2.70	V
Missing Clock Detector Tim- eout	Time from last system clock ris- ing edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0			μs
Minimum /RST Low Time to Generate a System Reset		15			μs
V _{DD} Monitor Turn-on Time		100			μs
V _{DD} Monitor Supply Current			20	50	μA



C8051F340/1/2/3/4/5/6/7

NOTES:



12. Flash Memory

On-chip, re-programmable Flash memory is included for program code and non-volatile data storage. The Flash memory can be programmed in-system through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. Flash bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a Flash write/erase operation. Refer to Table 12.1 for complete Flash memory electrical characteristics.

12.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the C2 interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program Flash memory, see **Section "23. C2 Interface"** on page 283.

To ensure the integrity of Flash contents, the V_{DD} Monitor must be enabled before writing and/or erasing Flash memory from software. If a write or erase attempt is made while the V_{DD} monitor is disabled, it will cause a Flash Error device reset.

12.1.1. Flash Lock and Key Functions

Flash writes and erases by user software are protected with a lock and key function. The Flash Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before Flash operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, Flash writes and erases will be disabled until the next system reset. Flash writes and erases will also be disabled if a Flash write or erase is attempted before the key codes have been written properly. The Flash lock resets after each write or erase; the key codes must be written again before a following Flash operation can be performed. The FLKEY register is detailed in SFR Definition 12.2.

12.1.2. Flash Erase Procedure

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by: (1) Writing the Flash key codes in sequence to the Flash Lock register (FLKEY); and (2) Setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target Flash memory). The PSWE bit remains set until cleared by software.

A write to Flash memory can clear bits to logic 0 but cannot set them; only an erase operation can set bits to logic 1 in Flash. A byte location to be programmed must be erased before a new value is written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 1. Disable interrupts (recommended).
- Step 2. Write the first key code to FLKEY: 0xA5.
- Step 3. Write the second key code to FLKEY: 0xF1.
- Step 4. Set the PSEE bit (register PSCTL).
- Step 5. Set the PSWE bit (register PSCTL).
- Step 6. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.
- Step 7. Clear the PSWE bit (register PSCTL).
- Step 8. Clear the PSEE bit (register PSCTI).



12.1.3. Flash Write Procedure

Bytes in Flash memory can be written one byte at a time, or in groups of two. The FLBWE bit in register PFE0CN (SFR Definition 10.1) controls whether a single byte or a block of two bytes is written to Flash during a write operation. When FLBWE is cleared to '0', the Flash will be written one byte at a time. When FLBWE is set to '1', the Flash will be written in two-byte blocks. Block writes are performed in the same amount of time as single-byte writes, which can save time when storing large amounts of data to Flash memory.During a single-byte write to Flash, bytes are written individually, and a Flash write will be performed after each MOVX write instruction. The recommended procedure for writing Flash in single bytes is:

- Step 1. Disable interrupts.
- Step 2. Clear the FLBWE bit (register PFE0CN) to select single-byte write mode.
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Clear the PSEE bit (register PSCTL).
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512-byte sector.
- Step 8. Clear the PSWE bit.
- Step 9. Re-enable interrupts.

Steps 5-7 must be repeated for each byte to be written.

For block Flash writes, the Flash write procedure is only performed after the last byte of each block is written with the MOVX write instruction. A Flash write block is two bytes long, from even addresses to odd addresses. Writes must be performed sequentially (i.e. addresses ending in 0b and 1b must be written in order). The Flash write will be performed following the MOVX write that targets the address ending in 1b. If a byte in the block does not need to be updated in Flash, it should be written to 0xFF. The recommended procedure for writing Flash in blocks is:

- Step 1. Disable interrupts.
- Step 2. Set the FLBWE bit (register PFE0CN) to select block write mode.
- Step 3. Set the PSWE bit (register PSCTL).
- Step 4. Clear the PSEE bit (register PSCTL).
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write the first data byte to the even block location (ending in 0b).
- Step 8. Write the first key code to FLKEY: 0xA5.
- Step 9. Write the second key code to FLKEY: 0xF1.
- Step 10. Using the MOVX instruction, write the second data byte to the odd block location (ending in 1b).
- Step 11. Clear the PSWE bit.
- Step 12. Re-enable interrupts.
- Steps 5–10 must be repeated for each block to be written.



Parameter Conditions		Min	Тур	Max	Units
Fleeh Cine	C8051F340/2/4/6*	65536*			Bytes
Flash Size	C8051F341/3/5/7	32768			Bytes
Endurance		20k	100k		Erase/Write
Erase Cycle Time	25 MHz System Clock	10	15	20	ms
Write Cycle Time	25 MHz System Clock	40	55	70	μs

Table 12.1. Flash Electrical Characteristics

*Note: 1024 bytes at location 0xFC00 to 0xFFFF are reserved.

12.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction and read using the MOVC instruction. Note: MOVX read instructions always target XRAM.

12.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the Flash memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the Flash memory; both PSWE and PSEE must be set to '1' before software can erase Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A Security Lock Byte located at the last byte of Flash user space offers protection of the Flash program memory from access (reads, writes, or erases) by unprotected code or the C2 interface. The Flash security mechanism allows the user to lock n 512-byte Flash pages, starting at page 0 (addresses 0x0000 to 0x01FF), where n is the 1's complement number represented by the Security Lock Byte. Note that the page containing the Flash Security Lock Byte is also locked when any other Flash pages are locked. See example below.

Security Lock Byte:	1111101b
1's Complement:	0000010b
Flash pages locked:	3 (2 + Flash Lock Byte Page)
	First two pages of Flash: 0x0000 to 0x03FF
Addresses locked:	Flash Lock Byte Page: (0xFA00 to 0xFBFF for 64k devices; 0x7E00 to 0x7FFF for 32k devices)



C8051F340/1/2/3/4/5/6/7




Figure 12.1. Flash Program Memory Map and Security Byte



Rev. 1.0

The level of FLASH security depends on the FLASH access method. The three FLASH access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages.

Accessing FLASH from the C2 debug interface:

- 1. Any unlocked page may be read, written, or erased.
- 2. Locked pages cannot be read, written, or erased.
- 3. The page containing the Lock Byte may be read, written, or erased if it is unlocked.
- 4. Reading the contents of the Lock Byte is always permitted.
- 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is not permitted.
- 6. Unlocking FLASH pages (changing '0's to '1's in the Lock Byte) requires the C2 Device Erase command, which erases all FLASH pages including the page containing the Lock Byte and the Lock Byte itself.
- 7. The Reserved Area cannot be read, written, or erased.

Accessing FLASH from user firmware executing on an unlocked page:

- 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- 2. Locked pages cannot be read, written, or erased.
- 3. The page containing the Lock Byte cannot be erased. It may be read or written only if it is unlocked.
- 4. Reading the contents of the Lock Byte is always permitted.
- 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is not permitted.
- 6. Unlocking FLASH pages (changing '0's to '1's in the Lock Byte) is not permitted.
- 7. The Reserved Area cannot be read, written, or erased. Any attempt to access the reserved area, or any other locked page, will result in a FLASH Error device reset.


Accessing FLASH from user firmware executing on a locked page:

- 1. Any unlocked page except the page containing the Lock Byte may be read, written, or erased.
- 2. Any locked page except the page containing the Lock Byte may be read, written, or erased.
- 3. The page containing the Lock Byte cannot be erased. It may only be read or written.
- 4. Reading the contents of the Lock Byte is always permitted.
- 5. Locking additional pages (changing '1's to '0's in the Lock Byte) is not permitted.
- 6. Unlocking FLASH pages (changing '0's to '1's in the Lock Byte) is not permitted.
- 7. The Reserved Area cannot be read, written, or erased. Any attempt to access the reserved area, or any other locked page, will result in a FLASH Error device reset.



								DecetValue
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	Reserved	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8F
Bits7–3: Bit2: Bit1:	Unused: Rea Reserved. R PSEE: Progr Setting this b to be erased Flash memo tion address 0: Flash prog PSWE: Prog Setting this b write instruct 0: Writes to F 1: Writes to F memory.	ead = 0b. M ram Store E bit (in combi . If this bit is ry using the ed by the M gram memo gram memo gram Store M bit allows we tion. The Fla Flash program	Aust Write = rase Enabl nation with s logic 1 an MOVX instru- ory erasure ory erasure Vrite Enabl riting a byte ash locatior am memory	= 0b. e PSWE) allo d Flash writ truction will iction. The v disabled. enabled. e of data to f n should be v disabled.	tes are enab erase the e value of the the Flash pro erased befo	oled (PSWE ntire page data byte w ogram men ore writing o	is logic 1) that contair vritten does nory using data.	, a write to ns the loca- not matter.

SFR Definition 12.2. FLKEY: Flash Lock and Key





SFR Definition 12.3. FLSCL: Flash Scale

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
FOSE	Reserved	Reserved	FLRT	Reserved	Reserved	Reserved	Reserved	10000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
	0xB6												
Bits7: Bits6–5:													
Bit 4:													
	 Bit 4: FLRT: FLASH Read Time. This bit should be programmed to the smallest allowed value, according to the system clock speed. 0: SYSCLK <= 25 MHz. 1: SYSCLK <= 48 MHz. 												
Bits3–0:	RESERVED	. Read = 00	00b. Must	Write 0000k).								



C8051F340/1/2/3/4/5/6/7

NOTES:



13. External Data Memory Interface and On-Chip XRAM

4k Bytes (C8051F340/2/4/6) or 2k Bytes (C8051F341/3/5/7) of RAM are included on-chip, and mapped into the external data memory space (XRAM). The 1k Bytes of USB FIFO space can also be mapped into XRAM address space for additional general-purpose data storage. Additionally, an External Memory Interface (EMIF) is available on the C8051F340/1/4/5 devices, which can be used to access off-chip data memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMIOCN, shown in SFR Definition 13.1). Note: the MOVX instruction can also be used for writing to the FLASH memory. See Section "12. Flash Memory" on page 113 for details. The MOVX instruction accesses XRAM by default.

13.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

13.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOVDPTR, #1234h; load DPTR with 16-bit address to read (0x1234)MOVXA, @DPTR; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

13.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	;	load	high byte	e o:	f address into EMIOCN
MOV	R0, #34h	;	load	low byte	of	address into R0 (or R1)
MOVX	a, @RO	;	load	contents	of	0x1234 into accumulator A



13.2. Accessing USB FIFO Space

The C8051F340/1/2/3/4/5/6/7 include 1k of RAM which functions as USB FIFO space. Figure 13.1 shows an expanded view of the FIFO space and user XRAM. FIFO space is normally accessed via USB FIFO registers; see **Section "16.5. FIFO Management" on page 175** for more information on accessing these FIFOs. The MOVX instruction should not be used to load or modify USB data in the FIFO space.

Unused areas of the USB FIFO space may be used as general purpose XRAM if necessary. The FIFO block operates on the USB clock domain; thus the USB clock must be active when accessing FIFO space. Note that the number of SYSCLK cycles required by the MOVX instruction is increased when accessing USB FIFO space.

To access the FIFO RAM directly using MOVX instructions, the following conditions must be met: (1) the USBFAE bit in register EMI0CF must be set to '1', and (2) the USB clock must be greater than or equal to twice the SYSCLK (USBCLK \geq 2 x SYSCLK). When this bit is set, the USB FIFO space is mapped into XRAM space at addresses 0x0400 to 0x07FF. The normal XRAM (on-chip or external) at the same addresses cannot be accessed when the USBFAE bit is set to '1'.

Important Note: The USB clock must be active when accessing FIFO space.




Figure 13.1. USB FIFO Space and XRAM Memory Map with USBFAE set to '1'



13.3. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

- 1. Configure the Output Modes of the associated port pins as either push-pull or open-drain (push-pull is most common), and skip the associated pins in the crossbar.
- 2. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic '1').
- 3. Select Multiplexed mode or Non-multiplexed mode.
- 4. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
- 5. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMI0CF register shown in SFR Definition 13.2.

13.4. Port Configuration

The External Memory Interface appears on Ports 4, 3, 2, and 1 when it is used for off-chip memory access. When the EMIF is used, the Crossbar should be configured to skip over the control lines P1.7 (/WR), P1.6 (/RD), and if multiplexed mode is selected P1.3 (ALE) using the P1SKIP register. For more information about configuring the Crossbar, see Section "Figure 15.1. Port I/O Functional Block Diagram (Port 0 through Port 3)" on page 151.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar settings for those pins. See Section "15. Port Input/ Output" on page 151 for more information about the Crossbar and Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode.



SFR Definition 13.1. EMI0CN: External Memory Interface Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PGSEL7	PGSEL6	PGSEL5	PGSEL4	PGSEL3	PGSEL2	PGSEL1	PGSEL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address:	0xAA
a F 0 0 0	The XRAM F address whe RAM. 0x00: 0x000 0x01: 0x010	Page Select en using an 0 to 0x00FF 0 to 0x01FF 00 to 0xFEF	E Bits provid 8-bit MOV> = = =	e the high b				



SFR Definition 1	13.2. EMI0CF:	External Memory	Configuration
------------------	---------------	------------------------	---------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value							
-	USBFAE	-	EMD2	EMD1	EMD0	EALE1	EALE0	00000011							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0								
							SFR Address	: 0x85							
D.1.7.															
Bit7:	Unused. Read														
Bit6:	USBFAE: US 0: USB FIFO				Vinatruatio	20									
	1: USB FIFO							ha mannad							
	in XRAM space														
	greater than														
	area with MC				(,								
Bit5:	Unused. Read			care.											
Bit4:	EMD2: EMIF	Multiplex	Mode Selec	:t.											
	0: EMIF operates in multiplexed address/data mode.														
	1: EMIF operates in non-multiplexed mode (separate address and data pins).														
Bits3–2:	EMD1–0: EMIF Operating Mode Select.														
	These bits control the operating mode of the External Memory Interface.														
	00: Internal Only: MOVX accesses on-chip XRAM only. All effective addresses alias to														
	on-chip memory space.														
	01: Split Mode without Bank Select: Accesses below the 8k boundary are directed on-chip. Accesses above the 8k boundary are directed off-chip. 8-bit off-chip MOVX operations use														
	the current contents of the Address High port latches to resolve upper address byte. Note														
	that in order to access off-chip space, EMI0CN must be set to a page that is not contained in														
	the on-chip address space.														
	10: Split Mode with Bank Select: Accesses below the 8k boundary are directed on-chip.														
	Accesses above the 8k boundary are directed off-chip. 8-bit off-chip MOVX operations use														
	the contents of EMI0CN to determine the high-byte of the address.														
	11: External Only: MOVX accesses off-chip XRAM only. On-chip XRAM is not visible to the														
	CPU.		V. 101- 0 - 1 4				0)								
Bits1–0:	EALE1–0: ALE Pulse-Width Select Bits (only has effect when $EMD2 = 0$).														
	00: ALE high and ALE low pulse width = 1 SYSCLK cycle. 01: ALE high and ALE low pulse width = 2 SYSCLK cycles.														
	•		•												
	•		•		10: ALE high and ALE low pulse width = 3 SYSCLK cycles. 11: ALE high and ALE low pulse width = 4 SYSCLK cycles.										
		· · · · · · · · · · · · · · · · · · ·													



13.5. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

13.5.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 13.2.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or /WR is asserted.

See Section "13.7.2. Multiplexed Mode" on page 134 for more information.






Figure 13.2. Multiplexed Configuration Example



13.5.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Non-multiplexed Configuration is shown in Figure 13.3. See **Section "13.7.1. Non-multiplexed Mode" on page 131** for more information about Non-multiplexed operation.





13.6. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 13.4, based on the EMIF Mode bits in the EMIOCF register (SFR Definition 13.2). These modes are summarized below. More information about the different modes can be found in **Section "13.7. Timing" on page 129**.




Figure 13.4. EMIF Operating Modes



13.6.1. Internal XRAM Only

When EMI0CF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 2k or 4k boundaries (depending on the RAM available on the device). As an example, the addresses 0x1000 and 0x2000 both evaluate to address 0x0000 in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

13.6.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the internal XRAM size boundary will access on-chip XRAM space.
- Effective addresses above the internal XRAM size boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or off-chip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or off-chip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.



13.6.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the internal XRAM size boundary will access on-chip XRAM space.
- Effective addresses above the internal XRAM size boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

13.6.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the internal XRAM size boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

13.7. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, / RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 13.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset. Table 13.1 lists the AC parameters for the External Memory Interface, and Figure 13.5 through Figure 13.10 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EAS1	EAS0	EWR3	EWR2	EWR1	EWR0	EAH1	EAH0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	: 0x84
Dito7 6		UE Addrood	Cotup Tim	o Dito				
DIIS7-0.	 57–6: EAS1–0: EMIF Address Setup Time Bits. 00: Address setup time = 0 SYSCLK cycles. 01: Address setup time = 1 SYSCLK cycle. 							
	10: Address	•						
	11: Address	•						
Bits5–2:	EWR3-0: EI	•			ntrol Bits			
2100 2.	0000: /WR a	-						
	0001: /WR a							
	0010: /WR a							
	0011: /WR a							
	0100: /WR a	nd /RD pul	se width = 5	5 SYSCLK o	ycles.			
	0101: /WR a	ind /RD puls	se width = 6	SYSCLK of	ycles.			
	0110: /WR a							
	0111: /WR a	nd /RD puls	se width = 8	SYSCLK c	ycles.			
	1000: /WR a	•						
	1001: /WR a							
	1010: /WR a	•						
	1011: /WR a							
	1100: /WR a							
1101: /WR and /RD pulse width = 14 SYSCLK cycles. 1110: /WR and /RD pulse width = 15 SYSCLK cycles.								
		•						
Dito1 0	1111: /WR and EAH1-0: EM	•			cycles.			
Bits1–0:	00: Address							
	01: Address							
	10: Address							
	11: Address							
				.,				



13.7.1. Non-multiplexed Mode

13.7.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'.





Figure 13.5. Non-multiplexed 16-bit MOVX Timing



13.7.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.




Nonmuxed 8-bit WRITE without Bank Select

Figure 13.6. Non-multiplexed 8-bit MOVX without Bank Select Timing



13.7.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.



Muxed 8-bit WRITE with Bank Select

Figure 13.7. Non-multiplexed 8-bit MOVX with Bank Select Timing



13.7.2. Multiplexed Mode

13.7.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.





Figure 13.8. Multiplexed 16-bit MOVX Timing



13.7.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.




Muxed 8-bit WRITE Without Bank Select





13.7.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.



Muxed 8-bit WRITE with Bank Select

Figure 13.10. Multiplexed 8-bit MOVX with Bank Select Timing



Parameter	Description	Min*	Max*	Units
T _{ACS}	Address / Control Setup Time	0	3 x T _{SYSCLK}	ns
T _{ACW}	Address / Control Pulse Width	1 x T _{SYSCLK}	16 x T _{SYSCLK}	ns
T _{ACH}	Address / Control Hold Time	0	3 x T _{SYSCLK}	ns
T _{ALEH}	Address Latch Enable High Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns
T _{ALEL}	Address Latch Enable Low Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns
T _{WDS}	Write Data Setup Time	1 x T _{SYSCLK}	19 x T _{SYSCLK}	ns
T _{WDH}	Write Data Hold Time	0	3 x T _{SYSCLK}	ns
T _{RDS}	Read Data Setup Time	20		ns
T _{RDH}	Read Data Hold Time	0		ns
Note: T _{SYSCLK} i	s equal to one period of the device system clo	ock (SYSCLK).		

Table 13.1. AC Parameters for External Memory Interface




C8051F340/1/2/3/4/5/6/7

NOTES:



14. Oscillators

C8051F340/1/2/3/4/5/6/7 devices include a programmable internal high-frequency oscillator, a programmable internal low-frequency oscillator (C8051F340/1/2/3/4/5), an external oscillator drive circuit, and a 4x Clock Multiplier. The internal high-frequency and low-frequency oscillators can be enabled/disabled and adjusted using the special function registers, as shown in Figure 14.1. The system clock (SYSCLK) can be derived from either of the internal oscillators, the external oscillator circuit, or the 4x Clock Multiplier divided by 2. The USB clock (USBCLK) can be derived from the internal oscillator, external oscillator, or 4x Clock Multiplier. Oscillator electrical specifications are given in Table 14.1.







14.1. Programmable Internal High-Frequency (H-F) Oscillator

All C8051F340/1/2/3/4/5/6/7 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register shown in SFR Definition 14.2. The OSCICL register is factory calibrated to obtain a 12 MHz internal oscillator frequency. Electrical specifications for the precision internal oscillator are given in Table 14.1 on page 149. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.

14.1.1. Internal H-F Oscillator Suspend Mode

The internal high-frequency oscillator may be placed in Suspend mode by writing '1' to the SUSPEND bit in register OSCICN. In Suspend mode, the internal H-F oscillator is stopped until a non-idle USB event is detected (Section 16) or VBUS matches the polarity selected by the VBPOL bit in register REGOCN (Section 8.2). Note that the USB transceiver can still detect USB events when it is disabled.

SFR Definition 14.1. OSCICN: Internal H-F Oscillator Control

R/W	R	R/W	R		R/W	R/W	R/W	Reset Value	
			R	R/W	R/W				
IOSCEN	I IFRDY	SUSPEND	-	-	-	IFCN1	IFCN0	10000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xB2	
Bit7: IOSCEN: Internal H-F Oscillator Enable Bit. 0: Internal H-F Oscillator Disabled.									
DHC.		I-F Oscillator							
Bit6:		rnal H-F Osc				~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~			
		I-F Oscillator							
DUC		I-F Oscillator	•	at program	med freque	ency.			
Bit5:		Force Suspe				h		1 - 4	
	•	to this bit wil							
		n the next no		event (i.e.,	RESUME	signaling) or	VBUS inte	errupt event	
	•	efinition 8.1)							
	UNUSED. F	,							
Bits1–0:	IFCN1-0: In								
		< derived from							
	01: SYSCLK derived from Internal H-F Oscillator divided by 4.								
	10: SYSCLK derived from Internal H-F Oscillator divided by 2.								
	11: SYSCLK derived from Internal H-F Oscillator divided by 1.								



SFR Definition 14.2. OSCICL: Internal H-F Oscillator Calibration

R/W	R/W	R/W R/W R/W R/W R/W Reset V - - OSCCAL Varial						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xB3
Bits4–0:	OSCCAL: O These bits d operates at i ting. The cor	etermine the ts fastest so tents of the	e internal H etting. Whe	I-F oscillato n set to 111	11b, the osc	illator oper	ates at is	
	tor frequency	y.						

14.2. Programmable Internal Low-Frequency (L-F) Oscillator

The C8051F340/1/2/3/4/5 devices include a programmable internal oscillator which operates at a nominal frequency of 80 kHz. The low-frequency oscillator circuit includes a divider that can be changed to divide the clock by 1, 2, 4, or 8, using the OSCLD bits in the OSCLCN register (see SFR Definition 14.3). Additionally, the OSCLF bits (OSCLCN5:2) can be used to adjust the oscillator's output frequency.

14.2.1. Calibrating the Internal L-F Oscillator

Timers 2 and 3 include capture functions that can be used to capture the oscillator frequency, when running from a known time base. When either Timer 2 or Timer 3 is configured for L-F Oscillator Capture Mode, a falling edge (Timer 2) or rising edge (Timer 3) of the low-frequency oscillator's output will cause a capture event on the corresponding timer. As a capture event occurs, the current timer value (TMRnH:TMRnL) is copied into the timer reload registers (TMRnRLH:TMRnRLL). By recording the difference between two successive timer capture values, the low-frequency oscillator's period can be calculated. The OSCLF bits can then be adjusted to produce the desired oscillator period.



SFR Definition 14.3. OSCLCN: Internal L-F Oscillator Control

R/W	R	R/W	R	R/W	R/W	R/W	R/W	Reset Value	
OSCLEN		OSCLF3	OSCLF2	OSCLF1	OSCLF0	OSCLD1	OSCLD0		
]	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0x86	
Bit7:	OSCLEN: Int	ernal L-F C	scillator En	able.					
	0: Internal L-	F Oscillator	Disabled.						
	1: Internal L-	F Oscillator	Enabled.						
Bit6:	OSCLRDY: II	nternal L-F	Oscillator F	Ready Flag.					
	0: Internal L-	F Oscillator	frequency	not stabilize	ed.				
	1: Internal L-	F Oscillator	frequency	stabilized.					
Bits5–2:	OSCLF[3:0]:	Internal L-F	- Oscillator	Frequency	Control bits	i.			
	Fine-tune cor	ntrol bits for	the interna	IL-FOscilla	ator frequer	ncy. When s	et to 0000b	, the L-F	
	oscillator ope	rates at its	fastest sett	ing. When s	set to 1111b	, the L-F os	cillator ope	rates at its	
	slowest settin	ıg.							
Bits1–0:	OSCLD[1:0]:	Internal L-I	F Oscillator	Divider Sel	ect.				
	00: Divide by	8 selected							
	01: Divide by	4selected.							
	10: Divide by	10: Divide by 2 selected.							
	11: Divide by 1 selected.								



14.3. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/ resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. A 10 M Ω resistor also must be wired across the XTAL1 and XTAL2 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 14.4)

Important Note on External Oscillator Usage: Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.6 and P0.7 (C8051F340/1/4/5) or P0.2 and P0.3 (C8051F342/3/6/7) are used as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.7 (C8051F340/1/4/5) or P0.3 (C8051F342/3/6/7) is used as XTAL2. The Port I/O Crossbar should be configured to skip the Port pins used by the oscillator circuit; see Section "15.1. Priority Crossbar Decoder" on page 153 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as analog inputs. In CMOS clock mode, the associated pin should be configured as a digital input. See Section "15.2. Port I/O Initialization" on page 155 for details on Port input mode selection.

14.3.1. Clocking Timers Directly Through the External Oscillator

The external oscillator source divided by eight is a clock option for the timers (Section "21. Timers" on page 247) and the Programmable Counter Array (PCA) (Section "22. Programmable Counter Array (PCA0)" on page 267). When the external oscillator is used to clock these peripherals, but is not used as the system clock, the external oscillator frequency must be less than or equal to the system clock frequency. In this configuration, the clock supplied to the peripheral (external oscillator / 8) is synchronized with the system clock; the jitter associated with this synchronization is limited to ±0.5 system clock cycles.

14.3.2. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 14.4 (OSCXCN register). For example, a 12 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Enable the external oscillator.
- Step 2. Wait at least 1 ms.
- Step 3. Poll for XTLVLD => '1'.
- Step 4. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



14.3.3. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

$$f = \frac{1.23(10^3)}{\text{RC}} = \frac{1.23(10^3)}{[246 \times 50]} = 0.1 \text{ MHz} = 100 \text{ kHz}$$

Referring to the table in SFR Definition 14.4, the required XFCN setting is 010b. Programming XFCN to a higher setting in RC mode will improve frequency accuracy at an increased external oscillator supply current.

14.3.4. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume V_{DD} = 3.0 V and C = 50 pF:

$$f = \frac{KF}{(C \times V_{DD})} = \frac{KF}{(50 \text{ x } 3)\text{MHz}}$$

$$f = \frac{KF}{150 \text{ MHz}}$$

If a frequency of roughly 150 kHz is desired, select the K Factor from the table in SFR Definition 14.4 as KF = 22:

$$f = \frac{22}{150} = 0.146$$
 MHz, or 146 kHz

Therefore, the XFCN value to use in this example is 011b.



SFR Definition 14.4. OSCXCN: External Oscillator Control

P					DAA	DAA		DesetValue				
R XTLVLD		R/W 1D2 XOSCMD1		R -	R/W XFCN2	R/W XFCN1	R/W XFCN0	Reset Value				
Bit7	Bit6	Bit5	Bit4	- Bit3	Bit2	Bit1	Bit0	SFR Address:				
Diti	Dito	Dito	DILT	Dito	DILZ	Ditt	Dito	0xB1				
								UND I				
Bit7:	XTLVLD	: Crystal Oscilla	tor Valid Flag	g.								
		nly when XOSC		0								
		al Oscillator is u										
		al Oscillator is ru										
Bits6–4:		D2–0: External		ode Bits.								
		ernal Oscillator										
	010: External CMOS Clock Mode. 011: External CMOS Clock Mode with divide by 2 stage.											
		Oscillator Mode		In alvide by	z slage.							
		acitor Oscillato										
	•	stal Oscillator M										
		stal Oscillator M		ide by 2 sta	age.							
Bit3:	•	/ED. Read = 0,		•	-							
Bits2–0:	XFCN2-	0: External Osc	illator Frequ	ency Contr	ol Bits.							
	000-111:	See table below	N:									
	XFCN	Crystal (XOSC	MD = 11x)	RC (XOSC	MD = 10x)	C (XOS	CMD = 10	<)				
	000	f ≤ 32 k		f≤25	5 kHz	•	tor = 0.87	<u>,</u>				
	001	32 kHz < f ≤	84kHz	25 kHz < 1	f ≤ 50 kHz	K Fa	ctor = 2.6					
	010	84 kHz < f ≤ 2	225 kHz	50 kHz < f	≤ 100 kHz	K Fa	ctor = 7.7					
	011	225 kHz < f \leq	590 kHz	100 kHz < 1	$f \le 200 \text{ kHz}$	K Fa	ctor = 22					
	100	590 kHz < f ≤	1.5 MHz	200 kHz < 1	$f \le 400 \text{ kHz}$	K Fa	ctor = 65					
	101	1.5 MHz < f <	≤4 MHz	400 kHz < 1	f ≤ 800 kHz		tor = 180					
	110	$4 \text{ MHz} < f \le 1$			f ≤ 1.6 MHz		tor = 664					
	111	10 MHz < f \leq	30 MHz	1.6 MHz < 1	$f \le 3.2 \text{ MHz}$	K Fac	tor = 1590					
CRYSTAL	MODE	(Circuit from Fig	ure 14 1 Or	otion 1 [.] XO	SCMD = 11	x)						
		XFCN value to				,						
	-		,	-		-						
RC MODE	•	from Figure 14.	•		,							
	Choose 2	XFCN value to	match freque	ency range	:							
	f = 1.23(10 ³) / (R x C), v	vhere									
		ency of clock in										
		citor value in pl										
	R = Pull-	up resistor valu	e in kΩ									
	(Circuit fr	om Figure 14.1	Ontion 3. V	- חמראה –	10v)							
		K Factor (KF) fo										
		(C x V_{DD}) , wher			.5, 400100.							
		ency of clock in										
	•	acitor value the		ηpF								
		ower Supply on										



14.4. 4x Clock Multiplier

The 4x Clock Multiplier allows a 12 MHz oscillator to generate the 48 MHz clock required for Full Speed USB communication (see Section "16.4. USB Clock Configuration" on page 174). A divided version of the Multiplier output can also be used as the system clock. See Section 14.5 for details on system clock and USB clock source selection.

The 4x Clock Multiplier is configured via the CLKMUL register. The procedure for configuring and enabling the 4x Clock Multiplier is as follows:

- 1. Reset the Multiplier by writing 0x00 to register CLKMUL.
- 2. Select the Multiplier input source via the MULSEL bits.
- 3. Enable the Multiplier with the MULEN bit (CLKMUL | = 0x80).
- 4. Delay for >5 µs.
- 5. Initialize the Multiplier with the MULINIT bit (CLKMUL | = 0xC0).
- 6. Poll for MULRDY => '1'.

Important Note: When using an external oscillator as the input to the 4x Clock Multiplier, the external source must be enabled and stable before the Multiplier is initialized. See Section 14.5 for details on selecting an external oscillator source.

SFR Definition 14.5. CLKMUL: Clock Multiplier Control

DAA		P	DAA		DAA	DAA						
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value				
MULEN		MULRDY	-	-	-	MUL		00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
								0xB9				
Bit7:	MULEN: Clo											
	0: Clock Multiplier disabled.											
	1: Clock Multiplier enabled.											
Bit6:	MULINIT: Clock Multiplier Initialize											
	This bit should be a '0' when the Clock Multiplier is enabled. Once enabled, writing a '1' to											
	this bit will initialize the Clock Multiplier. The MULRDY bit reads '1' when the Clock Multiplier											
	is stabilized.											
Bit5:	MULRDY: C											
	This read-or	nly bit indica	tes the stat	us of the Cl	ock Multipli	er.						
	0: Clock Mul	•										
	1: Clock Mul		```									
Bits4–2:	Unused. Rea	ad = 000b; \	Nrite = don	't care.								
Bits1–0:	MULSEL: CI											
	These bits s	elect the clo	ock supplied	d to the Clo	ck Multiplier	r.						
	MU	LSEL	S	elected Cl	ock							
	(00	In	ternal Oscil	ator							
	(01	Ex	ternal Osci	lator							
		10	Exte	ernal Oscilla	tor / 2							
		11		RESERVE	D							
	L		1									



14.5. System and USB Clock Selection

The internal oscillator requires little start-up time and may be selected as the system or USB clock immediately following the OSCICN write that enables the internal oscillator. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. **To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD.** RC and C modes typically require no startup time.

14.5.1. System Clock Selection

The CLKSL[1:0] bits in register CLKSEL select which oscillator source is used as the system clock. CLKSL[1:0] must be set to 01b for the system clock to run from the external oscillator; however the external oscillator may still clock certain peripherals (timers, PCA, USB) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal oscillator, external oscillator, and 4x Clock Multiplier so long as the selected oscillator is enabled and has settled.

14.5.2. USB Clock Selection

The USBCLK[2:0] bits in register CLKSEL select which oscillator source is used as the USB clock. The USB clock may be derived from the 4x Clock Multiplier output, a divided version of the internal oscillator, or a divided version of the external oscillator. Note that the USB clock must be 48 MHz when operating USB0 as a Full Speed Function; the USB clock must be 6 MHz when operating USB0 as a Low Speed Function. See SFR Definition 14.6 for USB clock selection options.

Some example USB clock configurations for Full and Low Speed mode are given below:

	Internal Oscillator										
Clock Signal	Input Source Selection	Register Bit Settings									
USB Clock	Clock Multiplier	USBCLK = 000b									
Clock Multiplier Input	Internal Oscillator*	MULSEL = 00b									
Internal Oscillator	Divide by 1	IFCN = 11b									
External Oscillator											
Clock Signal	Input Source Selection	Register Bit Settings									
USB Clock	Clock Multiplier	USBCLK = 000b									
Clock Multiplier Input	External Oscillator	MULSEL = 01b									
External Oscillator	Crystal Oscillator Mode 12 MHz Crystal	XOSCMD = 110b XFCN = 111b									

*Note: Clock Recovery must be enabled for this configuration.

Internal Oscillator										
Clock Signal	Input Source Selection	Register Bit Settings								
USB Clock	Internal Oscillator / 2	USBCLK = 001b								
Internal Oscillator	Divide by 1	IFCN = 11b								
External Oscillator										
Clock Signal	Input Source Selection	Register Bit Settings								
USB Clock	External Oscillator / 4	USBCLK = 101b								
External Oscillator	Crystal Oscillator Mode 24 MHz Crystal	XOSCMD = 110b XFCN = 111b								



SFR Definition 14.6. CLKSEL: Clock Select

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-		USBCLK		-		CLKSL		0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres 0xA9
Bit 7:	Unused. Re			are.				
Bits6–4:		elect the clock			lhon onoro	ting LISPO in	full ana	od mode th
	selected clo clock should	ck should be						
	USI	BCLK		Sele	cted Clock	(
	C	000		4x Clo	ock Multiplie	er		
	C	001			I Oscillator			
	C)10		Exterr				
	()11		Externa				
	1	00		Externa				
	1	01		Externa	I Oscillator	/ 4		
	1	10			SERVED			
	í	111		RE	SERVED			
3it3: 3its2–0:	Unused. Rea CLKSL2–0:	ad = 0b; Writ System Cloc			ect the sys	tem clock so	ource.	
	CL	.KSL		Sele	cted Clock	Υ.		
	C	000		nal Oscillato IFCN bits in	•	mined by the SCICN)	;	
	C	01		Exterr	ternal Oscillator			
)10		4x Cloc	k Multiplier	/ 2		
	C	10	4x Clock Multiplier*					
	-	11*						
	0	-			uency Osc			
	0	11*		Low-Freq				
	0 1 10	11*	available or	Low-Freq RE	uency Ösc SERVED			



Table 14.1. Oscillator Electrical Characteristics

V_{DD} = 2.7 to 3.6 V; –40 to +85 °C unless otherwise specified

Parameter	Conditions	Min	Тур	Мах	Units				
Internal High-Frequency Os	cillator (Using Factory-Calibrated	Settings	5)						
Oscillator Frequency	IFCN = 11b	11.82	12.00	12.18	MHz				
Oscillator Supply Current (from V _{DD})	24 °C, V _{DD} = 3.0 V, OSCICN.7 = 1	_	685	_	μA				
Internal Low-Frequency Oscillator (Using Factory-Calibrated Settings)									
Oscillator Frequency	OSCLD = 11b	72	80	99	kHz				
Oscillator Supply Current (from V _{DD})	24 °C, V _{DD} = 3.0 V, OSCLCN.7 = 1	_	7.0	_	μA				
External USB Clock Requir	ements								
	Full Speed Mode	47.88	48	48.12	N 41 I				
USB Clock Frequency*	Low Speed Mode	5.91	6	6.09	MHz				

*Note: Applies only to external oscillator sources.



C8051F340/1/2/3/4/5/6/7

NOTES:




15. Port Input/Output

Digital and analog resources are available through 40 I/O pins (C8051F340/1/4/5) or 25 I/O pins (C8051F342/3/6/7). Port pins are organized as shown in Figure 15.1. Each of the Port pins can be defined as general-purpose I/O (GPIO) or analog input; Port pins P0.0-P3.7 can be assigned to one of the internal digital resources as shown in Figure 15.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 15.3 and Figure 15.4). The registers XBR0, XBR1, and XBR2 defined in SFR Definition 15.1, SFR Definition 15.2, and SFR Definition 15.3, are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 15.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port Output Mode registers (PnMDOUT, where n = 0,1,2,3,4). Complete Electrical Specifications for Port I/O are given in Table 15.1 on page 166.







C8051F340/1/2/3/4/5/6/7





Figure 15.2. Port I/O Cell Block Diagram



15.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 15.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the PnSKIP registers are set. The PnSKIP registers allow software to skip Port pins that are to be used for analog input, dedicated functions, or GPIO.

Important Note on Crossbar Configuration: If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding PnSKIP bit should be set. This applies to the VREF signal, external oscillator pins (XTAL1, XTAL2), the ADC's external conversion start signal (CNVSTR), EMIF control signals, and any selected ADC or Comparator inputs. The PnSKIP registers may also be used to skip pins to be used as GPIO. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 15.3 shows the Crossbar Decoder priority with no Port pins skipped. Figure 15.4 shows a Crossbar example with pins P0.2 and P0.3 skipped (P0SKIP = 0x0C).



Port pin potentially available to peripheral

Special Function Signals are not assigned by the Crossbar. When these signals are

enabled, the Crossbar must be manually configured to skip their corresponding port pins.

Figure 15.3. Crossbar Priority Decoder with No Pins Skipped



F Sia

C8051F340/1/2/3/4/5/6/7




Figure 15.4. Crossbar Priority Decoder with Crystal Pins Skipped

Registers XBR0, XBR1, and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL); when either UART is selected, the Crossbar assigns both pins associated with the UART (TX and RX). UART0 pin assignments are fixed for bootloading purposes: UART TX0 is always assigned to P0.4; UART RX0 is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned.

Important Note: The SPI can be operated in either 3-wire or 4-wire modes, depending on the state of the NSSMD1-NSSMD0 bits in register SPI0CN. According to the SPI mode, the NSS signal may or may not be routed to a Port pin.



15.2. Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port Input Mode register (PnMDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port Output Mode register (PnMDOUT).
- Step 3. Select any pins to be skipped by the I/O Crossbar using the Port Skip registers (PnSKIP).
- Step 4. Assign Port pins to desired peripherals (XBR0, XBR1).
- Step 5. Enable the Crossbar (XBARE = '1').

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver are disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended. To configure a Port pin for digital input, write '0' to the corresponding bit in register PnMDOUT, and write '1' to the corresponding Port latch (register Pn).

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in PnSKIP). Port input mode is set in the PnMDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset.

The output driver characteristics of the I/O pins are defined using the Port Output Mode registers (PnMD-OUT). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the PnMDOUT settings. When the WEAKPUD bit in XBR1 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0 and XBR1 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR1 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard Port I/O (in input mode), regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Silicon Labs IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.

Important Note: The Crossbar must be enabled to use Ports P0, P1, P2, and P3 as standard Port I/O in output mode. These Port output drivers are disabled while the Crossbar is disabled. Port 4 always functions as standard GPIO.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
CP1AE		CP0AE	CP0E	SYSCKE	SMB0E	SPI0E	URT0E	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
		0xE									
				- · · -							
Bit7:	CP1AE: Cor	•		•	nable						
	0: Asynchro										
DUA	1: Asynchro										
Bit6:	CP1E: Com		•	e							
	0: CP1 unav		•								
	1: CP1 route	•		.							
Bit5:	CP0AE: Cor				nable						
	0: Asynchro										
544	1: Asynchro										
Bit4:	CP0E: Com		•	e							
	0: CP0 unav		•								
DUG	1: CP0 route										
Bit3:	SYSCKE: /S		•								
	0: /SYSCLK										
DUG	1: /SYSCLK	•		oin.							
Bit2:	SMB0E: SM										
	0: SMBus I/		•	oins.							
544	1: SMBus I/		Port pins.								
Bit1:	SPI0E: SPI										
	0: SPI I/O ur		•								
	1: SPI I/O ro		•								
Bit0:	URT0E: UAI		•								
	0: UART0 I/0		•								
	1: UART0 T	x0, RX0 rol	ited to Port	t pins P0.4 a	nd P0.5.						


SFR Definition 15.1. XBR0: Port I/O Crossbar Register 0



SFR Definition 15.2. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
WEAKP	UD XBARE	T1E	T0E	ECIE		PCA0ME		00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xE2			
Bit7:	WEAKPUD: 0: Weak Pull push-pull out 1: Weak Pull	-ups enable put).	d (except fo		se I/O are	configured as	analog	input or			
Bit6:	XBARE: Cro 0: Crossbar	ssbar Enabl disabled; all	e.	s disabled.							
Bit5:	T1E: T1 Ena 0: T1 unavai	1: Crossbar enabled. T1E: T1 Enable 0: T1 unavailable at Port pin. 1: T1 routed to Port pin.									
Bit4:	T0E: T0 Ena 0: T0 unavai 1: T0 routed	ble able at Port	pin.								
Bit3:	ECIE: PCA0 0: ECI unava 1: ECI routed	External Co ilable at Po	rt pin.	Enable							
Bits2–0:	PCA0ME: PC 000: All PCA 001: CEX0 r 010: CEX0, 0 011: CEX0, 0 100: CEX0, 0 101: CEX0, 0 101: CEX0, 0 101: CEX0, 0 110: Reserve	CA Module I I/O unavail puted to Por CEX1 routed CEX1, CEX2 CEX1, CEX2 CEX1, CEX2 ceX1, CEX2	/O Enable E able at Port t pin. 1 to Port pin 2 routed to F 2, CEX3 rou	pins. s. Port pins. ited to Port p		S.					

SFR Definition 15.3. XBR2: Port I/O Crossbar Register 2






15.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Ports 3-0 are accessed through corresponding special function registers (SFRs) that are both byte addressable and bit addressable. Port 4 (C8051F340/1/4/5 only) uses an SFR which is byte-addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SETB, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable) 0x80
Bits7–0:	P0.[7:0] Write - Outp 0: Logic Low 1: Logic High Read - Alwa pin when co 0: P0.n pin is 1: P0.n pin is	o Output. n Output (hi ys reads '0' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i	ponding PC) MDOUT.n l	, bit = 0).	

SFR Definition 15.4. P0: Port0 Latch

SFR Definition 15.5. P0MDIN: Port0 Input Mode





SFR Definition 15.6. P0MDOUT: Port0 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA4
Bits7–0:	Output Confi ter P0MDIN i 0: Correspon 1: Correspon (Note: When of the value o	s logic 0. Iding P0.n Iding P0.n SDA and S	Output is op Output is pu SCL appear	ben-drain. ush-pull.	., .			

SFR Definition 15.7. P0SKIP: Port0 Skip


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD4
	These bits se log inputs (fo lator circuit, 0 0: Correspon	r ADC or C CNVSTR ir	Comparator) hput) should	or used as be skipped	special funct by the Cros	ctions (VRE ssbar.		




R/W P1.7	R/W P1.6	R/W P1.5	R/W P1.4	R/W P1.3	R/W P1.2	R/W P1.1	R/W P1.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1 (bit	Bit0 t addressable	SFR Address:) 0x90
	P1.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P1.n pin is 1: P1.n pin is	Output. Output (hi ys reads '0' ofigured as logic low.	gh impedar if selected digital input	nce if corres as analog i	ponding P1	` IMDOUT.n l	bit = 0).	

SFR Definition 15.8. P1: Port1 Latch

SFR Definition 15.9. P1MDIN: Port1 Input Mode



SFR Definition 15.10. P1MDOUT: Port1 Output Mode






SFR Definition 15.11. P1SKIP: Port1 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xD5
 (P1SKIP[7:0]: These bits se og inputs (fo ator circuit, (): Correspor I: Correspor	elect Port p r ADC or C CNVSTR in iding P1.n p	ins to be sk omparator) put) should pin is not sk	ipped by the or used as be skipped ipped by th	e Crossbar special fund by the Cro e Crossbar.	ctions (VRE ssbar.		sed as ana- xternal oscil-

SFR Definition 15.12. P2: Port2 Latch

R/W P2.7	R/W P2.6	R/W P2.5	R/W P2.4	R/W P2.3	R/W P2.2	R/W P2.1	R/W P2.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	t addressable) 0xA0
Bits7–0:	P2.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alwa pin when cou 0: P2.n pin is 1: P2.n pin is	 Output. Output (hi ys reads '0' nfigured as logic low. 	igh impedar if selected digital inpu	nce if corres as analog i	ponding P2	2MDOUT.n	bit = 0).	

SFR Definition 15.13. P2MDIN: Port2 Input Mode





SFR Definition 15.14. P2MDOUT: Port2 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xA6
Bits7–0:	Output Confi ter P2MDIN 0: Correspor 1: Correspor	is logic 0. nding P2.n (Output is op	ben-drain.	ectively): igr	nored if corr	espondiną	g bit in regis-

SFR Definition 15.15. P2SKIP: Port2 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD6
Bits7–0:	P2SKIP[7:0] These bits so log inputs (fo lator circuit, 0: Correspor 1: Correspor	elect Port p or ADC or C CNVSTR in nding P2.n	ins to be sk comparator) put) should pin is not sk	ipped by the or used as l be skipped kipped by th	e Crossbar special fun by the Cro e Crossbar.	ctions (VRE ssbar.		




SFR Definition 15.16. P3: Port3 Latch

R/W P3.7	R/W P3.6	R/W P3.5	R/W P3.4	R/W P3.3	R/W P3.2	R/W P3.1	R/W P3.0	Reset Value 11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(bit	addressable) 0xB0
C 1 F C 1	P3.[7:0] Vrite - Outpu I: Logic Low I: Logic High Read - Alway Din when cor D: P3.n pin is I: P3.n pin is -3.7 are onl	output. n Output (hi ys reads '0' nfigured as s logic low. s logic high.	gh impedar if selected digital input	as analog ir 			,	reads Port

SFR Definition 15.17. P3MDIN: Port3 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF4
Bits7–0:	Analog Input Port pins cor receiver disa 0: Correspon	figured as bled.	analog inpu	ts have the	ir weak pull	-up, digital	driver, and	l digital

SFR Definition 15.18. P3MDOUT: Port3 Output Mode





SFR Definition 15.19. P3SKIP: Port3 Skip

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xDF
T Id Id C 1		elect Port p r ADC or C CNVSTR in iding P3.n iding P3.n	ins to be sk comparator) put) should pin is not sk pin is skippe	ipped by the or used as be skipped ipped by th ed by the Ci	e Crossbar special fund by the Cro e Crossbar.	ctions (VRE ssbar.	•	sed as ana- xternal oscil-

SFR Definition 15.20. P4: Port4 Latch

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xC7
Bits7–0:	P4.[7:0] Write - Outpu 0: Logic Low 1: Logic High Read - Alway pin when cor 0: P4.n pin is 1: P4.n pin is	output. n Output (hi ys reads '0' nfigured as s logic low.	gh impedar if selected digital input	nce if corres as analog i				reads Port
Note: P4	is only availal	ble on 48-p	in devices.					



SFR Definition 15.21. P4MDIN: Port4 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF5
Bits7–0:	Analog Input Port pins cor	•			· ·		driver, an	d digital
Bits7–0:	• •	nfigured as ibled.	analog inpu	uts have the	ir weak pull	-up, digital	driver, and	d digital

SFR Definition 15.22. P4MDOUT: Port4 Output Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xAE
	Output Confi ter P4MDIN 0: Correspor 1: Correspor	is logic 0. nding P4.n (Output is op	ben-drain.	ctively); ign	ored if corre	espondino	g bit in regis-
Note: P4 i	s only availal	ble on 48-p	in devices.					



Table 15.1. Port I/O DC Electrical Characteristics

V_{DD} = 2.7 to 3.6 V, –40 to +85 °C unless otherwise specified

Parameters	Conditions	Min	Тур	Max	Units
	I _{OH} = –3 mA, Port I/O push-pull	V _{DD} – 0.7			
Output High Voltage	I _{OH} = –10 μA, Port I/O push-pull	V _{DD} – 0.1			V
	I _{OH} = –10 mA, Port I/O push-pull		V _{DD} – 0.8		
	I _{OL} = 8.5 mA			0.6	
Output Low Voltage	I _{OL} = 10 μA			0.1	V
	I _{OL} = 25 mA		1.0		
Input High Voltage		2.0			V
Input Low Voltage				0.8	V
Input Leakage Current	Weak Pull-up Off			±1	
mput Leakage Current	Weak Pull-up On, V _{IN} = 0 V		25	50	μA



16. Universal Serial Bus Controller (USB0)

C8051F340/1/2/3/4/5/6/7 devices include a complete Full/Low Speed USB function for USB peripheral implementations*. The USB Function Controller (USB0) consists of a Serial Interface Engine (SIE), USB Transceiver (including matching resistors and configurable pull-up resistors), 1k FIFO block, and clock recovery mechanism for crystal-less operation. No external components are required. The USB Function Controller and Transceiver is Universal Serial Bus Specification 2.0 compliant.




Figure 16.1. USB0 Block Diagram

Important Note: This document assumes a comprehensive understanding of the USB Protocol. Terms and abbreviations used in this document are defined in the USB Specification. We encourage you to review the latest version of the USB Specification before proceeding.

*Note: The C8051F340/1/2/3/4/5/6/7 cannot be used as a USB Host device.



16.1. Endpoint Addressing

A total of eight endpoint pipes are available. The control endpoint (Endpoint0) always functions as a bi-directional IN/OUT endpoint. The other endpoints are implemented as three pairs of IN/OUT endpoint pipes:

Endpoint	Associated Pipes	USB Protocol Address
Endpoint0	Endpoint0 IN	0x00
Enapointo	Endpoint0 OUT	0x00
Endpoint1	Endpoint1 IN	0x81
Enapointi	Endpoint1 OUT	0x01
Endpoint2	Endpoint2 IN	0x82
LINDOUNZ	Endpoint2 OUT	0x02
Endpoint3	Endpoint3 IN	0x83
спаропно	Endpoint3 OUT	0x03

 Table 16.1. Endpoint Addressing Scheme

16.2. USB Transceiver

The USB Transceiver is configured via the USB0XCN register shown in SFR Definition 16.1. This configuration includes Transceiver enable/disable, pull-up resistor enable/disable, and device speed selection (Full or Low Speed). When bit SPEED = '1', USB0 operates as a Full Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D+ pin. When bit SPEED = '0', USB0 operates as a Low Speed USB function, and the on-chip pull-up resistor (if enabled) appears on the D- pin. Bits4-0 of register USB0XCN can be used for Transceiver testing as described in SFR Definition 16.1. The pull-up resistor is enabled only when VBUS is present (see Section "8.2. VBUS Detection" on page 73 for details on VBUS detection).

Important Note: The USB clock should be active before the Transceiver is enabled.



SFR Definition 16.1. USB0XCN: USB0 Transceiver Control

R/W	R/W	R/W	R/W	R/W	R	R		R	Reset Value
PREN	PHYEN	SPEED	PHYTST1	PHYTST0	DFREC	Dp		Dn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	I	Bit0	SFR Address: 0xD7
Bit7:	PREN: Interna The location o 0: Internal pull 1: Internal pull work).	f the pull- -up resist	up resistor or disabled	(D+ or D–) is (device effe	ctively det	ached fr	om t	the USB n	
Bit6:	PHYEN: Physi This bit enable 0: Transceiver 1: Transceiver	s/disable disabled	s the USB0 (suspend).	physical lay	ver transce	iver.			
Bit5:	SPEED: USB0 This bit selects 0: USB0 opera on the D– line. 1: USB0 opera the D+ line.) Speed S s the USE ates as a	Select 80 speed. Low Speed						
Bits4–3:	PHYTST1–0: I These bits car			JSB0 transc	eiver.				
	PHYTST[1:0	-	Мо		D+				
	00b		•	non-test mod		Х			
	01b			al '1' Forced		0			
	10b			al '0' Forced		1			
	11b	Mode	3: Single-Er	nded '0' Ford	ed 0	0			
Bit2: Bit1:	DFREC: Differ The state of th when PHYEN 0: Differential ' 1: Differential ' Dp: D+ Signal This bit indicat 0: D+ signal cu 1: D+ signal cu	is bit indi = '1'. 0' signali 1' signali Status res the cu urrently at	cates the cung on the bung of	us. us.		present	on '	the D+ an	d D– lines



16.3. USB Register Access

The USB0 controller registers listed in Table 16.2 are accessed through two SFRs: USB0 Address (USB0ADR) and USB0 Data (USB0DAT). The USB0ADR register selects which USB register is targeted by reads/writes of the USB0DAT register. See Figure 16.2.

Endpoint control/status registers are accessed by first writing the USB register INDEX with the target endpoint number. Once the target endpoint number is written to the INDEX register, the control/status registers associated with the target endpoint may be accessed. See the "Indexed Registers" section of Table 16.2 for a list of endpoint control/status registers.

Important Note: The USB clock must be active when accessing USB registers.




Figure 16.2. USB0 Register Access Scheme



170

SFR Definition 16.2. USB0ADR: USB0 Indirect Address

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
BUSY	AUTORD			USBA	ADDR			00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x96
Bits7: Bit6: Bits5–0:	BUSY: USB0 This bit is use initiate a read target address set to '1', hard USB0DAT reg Write: 0: No effect. 1: A USB0 ind Read: 0: USB0DAT 1: USB0 is but AUTORD: US This bit is use 0: BUSY mus 1: The next in USB0DAT (US USBADDR: U These bits ho lists the USB0 will target the	d during ir of the US s and BUS dware will jister. Soft lirect regis B0 Regist d for block t be writte direct regi SBADDR SB0 Indir d a 6-bit a core regi	direct USB B0 register SY bit may I clear BUSY ware shoul ster read is ata is valid. ing an indir er Auto-reat FIFO reat n manually ster read w bits will not ect Registe ddress use sters and th	0 register ad targeted by be written in when the t d check BU initiated at t rect register ad Flag ds. for each US ill automatic be changed r Address d to indirect neir indirect	the USBAI the same v argeted reg SY for '0' be the address (USB0DAT SB0 indirect cally be initia d).	DDR bits (U write to USE lister data is efore writing specified b register da register rea ated when s	ISB0ADR. B0ADR. Af s ready in g to USB0 by the USB ta is invali ad. software re	[5-0]). The fter BUSY is the DAT. BADDR bits. d. eads s. Table 16.2



SFR Definition 16.3. USB0DAT: USB0 Data	a
---	---


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
			USB	0DAT				00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
								0x97				
	This SFR is	used to ind	irectly read	and write U	SB0 registe	ers.						
	Write Proced	dure:										
1. Poll for BUSY (USB 0ADR.7) => '0'.												
	2. Load the target USB0 register address into the USBADDR bits in register USB0AI											
	3. Write data	a to USB0D	AT.				•					
	4. Repeat (S	Step 2 may	be skipped	when writir	ig to the sai	me USB0 re	egister).					
	Read Presedure:											
	Read Procedure:											
	 Poll for BUSY (USB 0ADR.7) => '0'. Load the target USB0 register address into the USBADDR bits in register USB0ADR. 											
	3. Write '1' to the BUSY bit in register USB0ADR (steps 2 and 3 can be performed in the											
	same writ		bit in regie				be perion					
	4. Poll for B	,	(0ADR.7) =	> '0'.								
	5. Read dat	•	,	•								
				ho skippod	whon road	ling the sam		:				



USB Register						
Name	Address					
		Interrupt Registers				
IN1INT	0x02	Endpoint0 and Endpoints1-3 IN Interrupt Flags	181			
OUT1INT	0x04	Endpoints1-3 OUT Interrupt Flags	181			
CMINT	0x06	Common USB Interrupt Flags	182			
IN1IE	0x07	Endpoint0 and Endpoints1-3 IN Interrupt Enables	183			
OUT1IE	0x09	Endpoints1-3 OUT Interrupt Enables	183			
CMIE	0x0B	Common USB Interrupt Enables	184			
		Common Registers				
FADDR	0x00	Function Address	177			
POWER	0x01	Power Management	179			
FRAMEL	0x0C	Frame Number Low Byte	180			
FRAMEH	0x0D	Frame Number High Byte	180			
INDEX	0x0E	Endpoint Index Selection	173			
CLKREC	0x0F	Clock Recovery Control	174			
FIFOn	0x20-0x23	Endpoints0-3 FIFOs	176			
		Indexed Registers				
E0CSR	0x11	Endpoint0 Control / Status	187			
EINCSRL	0.11	Endpoint IN Control / Status Low Byte	190			
EINCSRH	0x12	Endpoint IN Control / Status High Byte	191			
EOUTCSRL	0x14	Endpoint OUT Control / Status Low Byte	193			
EOUTCSRH	0x15	Endpoint OUT Control / Status High Byte	194			
E0CNT	0x16	Number of Received Bytes in Endpoint0 FIFO	188			
EOUTCNTL		Endpoint OUT Packet Count Low Byte	194			
EOUTCNTH	0x17	Endpoint OUT Packet Count High Byte	194			

Table 16.2. USB0 Controller Registers

USB Register Definition 16.4. INDEX: USB0 Endpoint Index





16.4. USB Clock Configuration

USB0 is capable of communication as a Full or Low Speed USB function. Communication speed is selected via the SPEED bit in SFR USB0XCN. When operating as a Low Speed function, the USB0 clock must be 6 MHz. When operating as a Full Speed function, the USB0 clock must be 48 MHz. Clock options are described in **Section "14. Oscillators" on page 139**. The USB0 clock is selected via SFR CLKSEL (see SFR Definition 14.6).

Clock Recovery circuitry uses the incoming USB data stream to adjust the internal oscillator; this allows the internal oscillator (and 4x Clock Multiplier) to meet the requirements for USB clock tolerance. Clock Recovery should be used in the following configurations:

Communication Speed	USB Clock	4x Clock Multiplier Input
Full Speed	4x Clock Multiplier	Internal Oscillator
Low Speed	Internal Oscillator / 2	N/A

When operating USB0 as a Low Speed function with Clock Recovery, software must write '1' to the CRLOW bit to enable Low Speed Clock Recovery. Clock Recovery is typically not necessary in Low Speed mode.

Single Step Mode can be used to help the Clock Recovery circuitry to lock when high noise levels are present on the USB network. This mode is not required (or recommended) in typical USB environments.

USB Register Definition 16.5. CLKREC: Clock Recovery Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CRE	CRSSEN	CRLOW			Reserved			00001001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x0F
Bit7:	CRE: Clock I This bit enab 0: Clock reco 1: Clock reco	oles/disables overy disabl	s the USB (ed.	clock recov	ery feature.			
Bit6:	CRSSEN: Cl This bit force 0: Normal ca 1: Single ste	es the oscilla	ator calibra	•	ngle-step' m	ode during	clock reco	overy.
Bit5:	CRLOW: Low This bit must device. 0: Full Speed 1: Low Speed	t be set to '1 d Mode.			sed when o	perating as	a Low Sp	eed USB
Bits4–0:	Reserved. R		ble. Must V	Vrite = 0100)1b.			
Note: The	e USB transce	eiver must b	e enabled	before ena	bling Clock	Recovery.		



16.5. FIFO Management

1024 bytes of on-chip XRAM are used as FIFO space for USB0. This FIFO space is split between Endpoints0-3 as shown in Figure 16.3. FIFO space allocated for Endpoints1-3 is configurable as IN, OUT, or both (Split Mode: half IN, half OUT).




Figure 16.3. USB FIFO Allocation

16.5.1. FIFO Split Mode

The FIFO space for Endpoints1-3 can be split such that the upper half of the FIFO space is used by the IN endpoint, and the lower half is used by the OUT endpoint. For example: if the Endpoint3 FIFO is configured for Split Mode, the upper 256 bytes (0x0540 to 0x063F) are used by Endpoint3 IN and the lower 256 bytes (0x0440 to 0x053F) are used by Endpoint3 OUT.

If an endpoint FIFO is not configured for Split Mode, that endpoint IN/OUT pair's FIFOs are combined to form a single IN *or* OUT FIFO. In this case only one direction of the endpoint IN/OUT pair may be used at a time. The endpoint direction (IN/OUT) is determined by the DIRSEL bit in the corresponding endpoint's EINCSRH register (see SFR Definition 16.20).



16.5.2. FIFO Double Buffering

FIFO slots for Endpoints1-3 can be configured for double-buffered mode. In this mode, the maximum packet size is halved and the FIFO may contain two packets at a time. This mode is available for Endpoints1-3. When an endpoint is configured for Split Mode, double buffering may be enabled for the IN Endpoint and/or the OUT endpoint. When Split Mode is not enabled, double-buffering may be enabled for the entire endpoint FIFO. See Table 16.3 for a list of maximum packet sizes for each FIFO configuration.

Endpoint Number	Split Mode Enabled?	Maximum IN Packet Size (Dou- ble Buffer Disabled / Enabled)	Maximum OUT Packet Size (Double Buffer Disabled / Enabled)			
0	N/A	64	4			
1	N	128 / 64				
I	Y	64 / 32	64 / 32			
2	Ν	256 /	/ 128			
2	Y	128 / 64	128 / 64			
2	Ν	512 /	256			
3	Y	256 / 128	256 / 128			

Table 16.3. FIFO Configurations

16.5.1. FIFO Access

Each endpoint FIFO is accessed through a corresponding FIFOn register. A read of an endpoint FIFOn register unloads one byte from the FIFO; a write of an endpoint FIFOn register loads one byte into the endpoint FIFO. When an endpoint FIFO is configured for Split Mode, a read of the endpoint FIFOn register unloads one byte from the OUT endpoint FIFO; a write of the endpoint FIFOn register loads one byte into the IN endpoint FIFO.

USB Register Definition 16.6. FIFOn: USB0 Endpoint FIFO Access

			FIFO	DATA				0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Addres		
								0x20 - 0x2		
			23 provid	o accoss to	the 4 pairs	of ondpoint				
	USD Addles	sses 0x20–0x2	25 proviu		ille 4 pails		I FIFUS.			
	IN/OUT Er	ndpoint FIFO	USE	3 Address						
		0		0x20						
		1 2		1 0:		0x21				
				0x22						
		3		0x23						



16.6. Function Addressing

The FADDR register holds the current USB0 function address. Software should write the host-assigned 7-bit function address to the FADDR register when received as part of a SET_ADDRESS command. A new address written to FADDR will not take effect (USB0 will not respond to the new address) until the end of the current transfer (typically following the status phase of the SET_ADDRESS command transfer). The UPDATE bit (FADDR.7) is set to '1' by hardware when software writes a new address to the FADDR register. Hardware clears the UPDATE bit when the new address takes effect as described above.

USB Register Definition 16.7. FADDR: USB0 Function Address

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Update	•		Fui	nction Addr	ess			0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit1 Bit0	USB Address:
								0x00
Bit7: Bits6–0:	Update: Fun Set to '1' who address take 0: The last a 1: The last a Function Add Holds the 7-b the SET_AD takes effect of	en software es effect. ddress writ ddress writ dress bit function DRESS sta	e writes the l ten to FADE ten to FADE address for andard device	DR is in effe DR is not ye USB0. This ce request	ect. It in effect. Is address sl Is received o	nould be wr	itten by sc	ftware when

16.7. Function Configuration and Control

The USB register POWER (SFR Definition 16.8) is used to configure and control USB0 at the device level (enable/disable, Reset/Suspend/Resume handling, etc.).

USB Reset: The USBRST bit (POWER.3) is set to '1' by hardware when Reset signaling is detected on the bus. Upon this detection, the following occur:

- 1. The USB0 Address is reset (FADDR = 0x00).
- 2. Endpoint FIFOs are flushed.
- 3. Control/status registers are reset to 0x00 (E0CSR, EINCSRL, EINCSRH, EOUTCSRL, EOUTCSRH).
- 4. USB register INDEX is reset to 0x00.
- 5. All USB interrupts (excluding the Suspend interrupt) are enabled and their corresponding flags cleared.
- 6. A USB Reset interrupt is generated if enabled.

Writing a '1' to the USBRST bit will generate an asynchronous USB0 reset. All USB registers are reset to their default values following this asynchronous reset.

Suspend Mode: With Suspend Detection enabled (SUSEN = '1'), USB0 will enter Suspend Mode when Suspend signaling is detected on the bus. An interrupt will be generated if enabled (SUSINTE = '1'). The Suspend Interrupt Service Routine (ISR) should perform application-specific configuration tasks such as disabling appropriate peripherals and/or configuring clock sources for low power modes. See Section



C8051F340/1/2/3/4/5/6/7

"14. Oscillators" on page 139 for more details on internal oscillator configuration, including the Suspend mode feature of the internal oscillator.

USB0 exits Suspend mode when any of the following occur: (1) Resume signaling is detected or generated, (2) Reset signaling is detected, or (3) a device or USB reset occurs. If suspended, the internal oscillator will exit Suspend mode upon any of the above listed events.

Resume Signaling: USB0 will exit Suspend mode if Resume signaling is detected on the bus. A Resume interrupt will be generated upon detection if enabled (RESINTE = '1'). Software may force a Remote Wakeup by writing '1' to the RESUME bit (POWER.2). When forcing a Remote Wakeup, software should write RESUME = '0' to end Resume signaling 10-15 ms after the Remote Wakeup is initiated (RESUME = '1').

ISO Update: When software writes '1' to the ISOUP bit (POWER.7), the ISO Update function is enabled. With ISO Update enabled, new packets written to an ISO IN endpoint will not be transmitted until a new Start-Of-Frame (SOF) is received. If the ISO IN endpoint receives an IN token before a SOF, USB0 will transmit a zero-length packet. When ISOUP = '1', ISO Update is enabled for all ISO endpoints.

USB Enable: USB0 is disabled following a Power-On-Reset (POR). USB0 is enabled by clearing the USBINH bit (POWER.4). Once written to '0', the USBINH can only be set to '1' by one of the following: (1) a Power-On-Reset (POR), or (2) an asynchronous USB0 reset generated by writing '1' to the USBRST bit (POWER.3).

Software should perform all USB0 configuration before enabling USB0. The configuration sequence should be performed as follows:

- Step 1. Select and enable the USB clock source.
- Step 2. Reset USB0 by writing USBRST= '1'.
- Step 3. Configure and enable the USB Transceiver.
- Step 4. Perform any USB0 function configuration (interrupts, Suspend detect).
- Step 5. Enable USB0 by writing USBINH = '0'.



USB Register Definition 16.8. POWER: USB0 Power

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
ISOUD	_	-	USBINH	USBRST	RESUME	SUSMD	SUSEN	00010000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:
								0x01
D:47.		Undata						
Bit7:	ISOUD: ISO This bit affect		chronous	andnointe				
	0: When soft				will send the	e packet wh	en the nex	t IN token is
	received.			.,				
	1: When soft							
	packet. If an	IN token is	received b	efore a SO	⁼ token, US	B0 will send	d a zero-lei	ngth data
	packet.		luite — deurit					
Bits6–5: Bit4:	Unused. Rea USBINH: US		me = don i	care.				
Dit 1 .	This bit is se		wing a pow	er-on reset	(POR) or ar	n asvnchror	nous USBC) reset (see
	Bit3: RESET							
	complete. So		not set this	bit to '1'.				
	0: USB0 ena							
Bit3:	1: USB0 inhi USBRST: Re		SB traffic is	ignored.				
DILJ.	Writing '1' to		es an asvn	chronous U	SB0 reset F	Reading this	s hit provide	es hus reset
	status inform		co un abym		00010000.1	county the		50 500 10000
	Read:							
	0: Reset sign							
D:40.	1: Reset sign			bus.				
Bit2:	RESUME: F Software car			na on the hi	is to wake I	ISBN from s	uspend m	ode Writing
	a '1' to this b							
	naling on the							
	10 ms to15 r					s generated	d, and hard	ware clears
DILA	SUSMD, wh			SUME = '0'.				
Bit1:	SUSMD: Sus Set to '1' by			ontore que	ond modo	Cloared by	bardwara	when soft
	ware writes l							
	detection of		•	•	nance.p) e			,
	0: USB0 not	in suspend	mode.					
Dite	1: USB0 in s							
Bit0:	SUSEN: Sus 0: Suspend				ro ouopond	oignoling o	n tha hua	
	1: Suspend of							nd signaling
	on the bus.							



R	R	R	R	R	R	R	R	Reset Value
			Frame Nu	mber Low				00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address 0x0C
Bits7-0:	Frame Numl This register		ts7-0 of the	last receive	ed frame nu	imber.		

IICE Dociotor Definition 460 EDAMEL LICODE ama Numbar I a

USB Register Definition 16.10. FRAMEH: USB0 Frame Number High

R	R	R	R	R	R	R	R	Reset Value
-	-	-	-	-	Frame Number High			0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:
								0x0D
Bits7-3: Unused. Read = 0. Write = don't care. Bits2-0: Frame Number High Byte This register contains bits10-8 of the last received frame number.								

16.8. Interrupts

The read-only USB0 interrupt flags are located in the USB registers shown in USB Register Definition 16.11 through USB Register Definition 16.13. The associated interrupt enable bits are located in the USB registers shown in USB Register Definition 16.14 through USB Register Definition 16.16. A USB0 interrupt is generated when any of the USB interrupt flags is set to '1'. The USB0 interrupt is enabled via the EIE1 SFR (see Section "9.3. Interrupt Handler" on page 91).

Important Note: Reading a USB interrupt flag register resets all flags in that register to '0'.



USB Register Definition 16.11	. IN1INT: USB0 IN	Endpoint Interrupt
--------------------------------------	-------------------	--------------------

R	R	R	R	R	R	R	R	Reset Value				
-	-	-	-	IN3	IN2	IN1	EP0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
	0x02											
	0.02											
Bits7–4:	Unused. Read = 0000b. Write = don't care.											
Bit3:	IN3: IN Endpoint 3 Interrupt-pending Flag											
		This bit is cleared when software reads the IN1INT register.										
	0: IN Endpoint 3 interrupt inactive.											
Dito	1: IN Endpoi			-								
Bit2:	IN2: IN Endp			• •	UNIT realiste							
	This bit is cle 0: IN Endpoi			eaus the in	rin registe	er.						
	1: IN Endpoi											
Bit1:	IN1: IN Endp			a Flaa								
	This bit is cle			• •	1INT registe	er.						
	0: IN Endpoi				0							
	1: IN Endpoi	nt 1 interru	ot active.									
Bit0:	EP0: Endpoi											
	This bit is cle			eads the IN?	1INT registe	er.						
	0: Endpoint 0 interrupt inactive.											
	1: Endpoint () interrupt a	ictive.									

USB Register Definition 16.12. OUT1INT: USB0 Out Endpoint Interrupt

R	R	R	R	R	R	R	R	Reset Value				
-	-	-	-	OUT3	OUT2	OUT1	-	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
	0x04											
Bits7–4: Bit3: Bit2: Bit1: Bit0:	Unused. Rea OUT3: OUT This bit is cle 0: OUT Endp 1: OUT Endp OUT2: OUT This bit is cle 0: OUT Endp 1: OUT Endp OUT1: OUT This bit is cle 0: OUT Endp 1: OUT Endp 1: OUT Endp 1: OUT Endp 1: OUT Endp 1: OUT Endp	Endpoint 3 eared when point 3 inter point 3 inter Endpoint 2 eared when point 2 inter Endpoint 1 eared when point 1 inter point 1 inter	Interrupt-pe software re rupt inactive. Interrupt-pe software re rupt inactive. Interrupt-pe software re rupt active. rupt inactive rupt inactive rupt inactive.	ending Flag eads the OL e. ending Flag eads the OL e. ending Flag eads the OL e.	JT1INT regi JT1INT regi	ster.						



USB Register Definition 16.13. CMINT: USB0 Common Interrupt

R	R	R	R	R	R	R	R	Reset Value				
-	-	-	-	SOF	RSTINT	RSUINT	SUSINT	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
								0x06				
Bits7–4:												
Bit3:	SOF: Start of Frame Interrupt											
	Set by hardware when a SOF token is received. This interrupt event is synthesized by hard											
	ware: an interrupt will be generated when hardware expects to receive a SOF event, even if											
	the actual SOF signal is missed or corrupted. This bit is cleared when software reads the CMINT register.											
	0: SOF inter				inter region							
	1: SOF inter	•										
Bit2:	RSTINT: Res	•		•								
	Set by hardv											
	This bit is cle 0: Reset inte			eads the Civ	iin i registe	er.						
	1: Reset inte											
Bit1:	RSUINT: Re	•		g Flag								
	Set by hardv mode.	vare when I	Resume sig	inaling is de	tected on th	ne bus while	e USB0 is i	n suspend				
	This bit is cle	eared when	software re	eads the CN	IINT registe	er.						
	0: Resume in											
	1: Resume in	•										
Bit0:	SUSINT: Sus When Suspe				N in regist		this hit is	oot by bord				
	ware when S											
	reads the CN		•					Situato				
	0: Suspend i											
	1: Suspend i	nterrupt ac	ive.									



USB Register Definition 16.14. IN1IE: USB0 IN Endpoint Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	IN3E	IN2E	IN1E	EP0E	00001111				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
	0x07											
Bits7–4:	Unused. Rea	ad = 0000b.	. Write = do	n't care.								
Bit3:	IN3E: IN Endpoint 3 Interrupt Enable											
	0: IN Endpoi	0: IN Endpoint 3 interrupt disabled.										
	1: IN Endpoint 3 interrupt enabled.											
Bit2:	IN2E: IN End	dpoint 2 Inte	errupt Enab	le								
	0: IN Endpoi	nt 2 interru	ot disabled.									
	1: IN Endpoir											
Bit1:	IN1E: IN End	•	•	le								
	0: IN Endpoir											
	1: IN Endpoir											
Bit0:	EP0E: Endpo	oint 0 Interr	upt Enable									
	0: Endpoint (•										
	1: Endpoint (mahlad									

USB Register Definition 16.15. OUT1IE: USB0 Out Endpoint Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	OUT3E	OUT2E	OUT1E	-	00001110				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:				
	0x09											
Bits7–4:		Jnused. Read = 0000b. Write = don't care.										
Bit3:	OUT3E: OU	OUT3E: OUT Endpoint 3 Interrupt Enable										
	0: OUT Endp): OUT Endpoint 3 interrupt disabled.										
	1: OUT End	1: OUT Endpoint 3 interrupt enabled.										
Bit2:	OUT2E: OU	T Endpoint	2 Interrupt	Enable								
	0: OUT End	•	•									
	1: OUT End		•									
Bit1:	OUT1E: OU		•									
Ditt.	0: OUT End	•	•									
	1: OUT End		•									
DHO			•									
Bit0:	Unused. Rea	au = 0; write		are.								



USB Register Definition 16.16. CMIE: USB0 Common Interrupt Enable

- Bit7	-			R/W	R/W	R/W	R/W	Reset Value				
Bit7		-	-	SOFE	RSTINTE	RSUINTE	SUSINTE	00000110				
	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address				
Bits7–4:	Unused. Rea	ad = 0000b	; Write = do	n't care.								
3it3:	SOFE: Start	SOFE: Start of Frame Interrupt Enable										
	0: SOF intern): SOF interrupt disabled.										
	1: SOF interrupt enabled.											
Bit2:	RSTINTE: R	eset Interru	ipt Enable									
	0: Reset inte	rrupt disab	ed.									
	1: Reset inte	rrupt enabl	ed.									
Bit1:	RSUINTE: R	esume Inte	errupt Enabl	e								
	0: Resume in	nterrupt dis	abled.									
	1: Resume in	nterrupt ena	abled.									
BitO:	SUSINTE: S	uspend Inte	errupt Enab	le								
	0: Suspend interrupt disabled.											
	1: Suspend i	nterrupt en	abled.									

16.9. The Serial Interface Engine

The Serial Interface Engine (SIE) performs all low level USB protocol tasks, interrupting the processor when data has successfully been transmitted or received. When receiving data, the SIE will interrupt the processor when a complete data packet has been received; appropriate handshaking signals are automatically generated by the SIE. When transmitting data, the SIE will interrupt the processor when a complete data packet has been received; appropriate handshaking signals are automatically generated by the SIE. When transmitting data, the SIE will interrupt the processor when a complete data packet has been transmitted and the appropriate handshake signal has been received.

The SIE will not interrupt the processor when corrupted/erroneous packets are received.

16.10. Endpoint0

Endpoint0 is managed through the USB register E0CSR (USB Register Definition 16.17). The INDEX register must be loaded with 0x00 to access the E0CSR register.

An Endpoint0 interrupt is generated when:

- 1. A data packet (OUT or SETUP) has been received and loaded into the Endpoint0 FIFO. The OPRDY bit (E0CSR.0) is set to '1' by hardware.
- 2. An IN data packet has successfully been unloaded from the Endpoint0 FIFO and transmitted to the host; INPRDY is reset to '0' by hardware.
- 3. An IN transaction is completed (this interrupt generated during the status stage of the transaction).
- 4. Hardware sets the STSTL bit (E0CSR.2) after a control transaction ended due to a protocol violation.
- 5. Hardware sets the SUEND bit (E0CSR.4) because a control transfer ended before firmware sets the DATAEND bit (E0CSR.3).



The E0CNT register (USB Register Definition 16.18) holds the number of received data bytes in the Endpoint0 FIFO.

Hardware will automatically detect protocol errors and send a STALL condition in response. Firmware may force a STALL condition to abort the current transfer. When a STALL condition is generated, the STSTL bit will be set to '1' and an interrupt generated. The following conditions will cause hardware to generate a STALL condition:

- 1. The host sends an OUT token during a OUT data phase after the DATAEND bit has been set to '1'.
- 2. The host sends an IN token during an IN data phase after the DATAEND bit has been set to '1'.
- 3. The host sends a packet that exceeds the maximum packet size for Endpoint0.
- 4. The host sends a non-zero length DATA1 packet during the status phase of an IN transaction.

Firmware sets the SDSTL bit (E0CSR.5) to '1'.

16.10.1.Endpoint0 SETUP Transactions

All control transfers must begin with a SETUP packet. SETUP packets are similar to OUT packets, containing an 8-byte data field sent by the host. Any SETUP packet containing a command field of anything other than 8 bytes will be automatically rejected by USB0. An Endpoint0 interrupt is generated when the data from a SETUP packet is loaded into the Endpoint0 FIFO. Software should unload the command from the Endpoint0 FIFO, decode the command, perform any necessary tasks, and set the SOPRDY bit to indicate that it has serviced the OUT packet.

16.10.2.Endpoint0 IN Transactions

When a SETUP request is received that requires USB0 to transmit data to the host, one or more IN requests will be sent by the host. For the first IN transaction, firmware should load an IN packet into the Endpoint0 FIFO, and set the INPRDY bit (E0CSR.1). An interrupt will be generated when an IN packet is transmitted successfully. Note that no interrupt will be generated if an IN request is received before firmware has loaded a packet into the Endpoint0 FIFO. If the requested data exceeds the maximum packet size for Endpoint0 (as reported to the host), the data should be split into multiple packets; each packet should be of the maximum packet size excluding the last (residual) packet. If the requested data is an integer multiple of the maximum packet size for Endpoint0, the last data packet should be a zero-length packet signaling the end of the transfer. Firmware should set the DATAEND bit to '1' after loading into the Endpoint0 FIFO the last data packet for a transfer.

Upon reception of the first IN token for a particular control transfer, Endpoint0 is said to be in Transmit Mode. In this mode, only IN tokens should be sent by the host to Endpoint0. The SUEND bit (E0CSR.4) is set to '1' if a SETUP or OUT token is received while Endpoint0 is in Transmit Mode.

Endpoint0 will remain in Transmit Mode until any of the following occur:

- 1. USB0 receives an Endpoint0 SETUP or OUT token.
- 2. Firmware sends a packet less than the maximum Endpoint0 packet size.
- 3. Firmware sends a zero-length packet.

Firmware should set the DATAEND bit (E0CSR.3) to '1' when performing (2) and (3) above.

The SIE will transmit a NAK in response to an IN token if there is no packet ready in the IN FIFO (INPRDY = '0').



16.10.3.Endpoint0 OUT Transactions

When a SETUP request is received that requires the host to transmit data to USB0, one or more OUT requests will be sent by the host. When an OUT packet is successfully received by USB0, hardware will set the OPRDY bit (E0CSR.0) to '1' and generate an Endpoint0 interrupt. Following this interrupt, firmware should unload the OUT packet from the Endpoint0 FIFO and set the SOPRDY bit (E0CSR.6) to '1'.

If the amount of data required for the transfer exceeds the maximum packet size for Endpoint0, the data will be split into multiple packets. If the requested data is an integer multiple of the maximum packet size for Endpoint0 (as reported to the host), the host will send a zero-length data packet signaling the end of the transfer.

Upon reception of the first OUT token for a particular control transfer, Endpoint0 is said to be in Receive Mode. In this mode, only OUT tokens should be sent by the host to Endpoint0. The SUEND bit (E0CSR.4) is set to '1' if a SETUP or IN token is received while Endpoint0 is in Receive Mode.

Endpoint0 will remain in Receive mode until:

- 1. The SIE receives a SETUP or IN token.
- 2. The host sends a packet less than the maximum Endpoint0 packet size.
- 3. The host sends a zero-length packet.


Firmware should set the DATAEND bit (E0CSR.3) to '1' when the expected amount of data has been received. The SIE will transmit a STALL condition if the host sends an OUT packet after the DATAEND bit has been set by firmware. An interrupt will be generated with the STSTL bit (E0CSR.2) set to '1' after the STALL is transmitted.



USB Register Definition 16.17. E0CSR: USB0 Endpoint0 Control

SSUEND SOPRDY SDSTL SUEND DATAEND STSTL INPRDY OPRDY 0000000 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 USB Address: 0x11 Bit7: SSUEND: Serviced Setup End Write: Software should set this bit to '1' after servicing a Setup End (bit SUEND) event. Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand- shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Bit7: SSUEND: Serviced Setup End Write: Software should set this bit to '1' after servicing a Setup End (bit SUEND) event. Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand- shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Bit7: SSUEND: Serviced Setup End Write: Software should set this bit to '1' after servicing a Setup End (bit SUEND) event. Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand- shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Write: Software should set this bit to '1' after servicing a Setup End (bit SUEND) event. Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand- shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Write: Software should set this bit to '1' after servicing a Setup End (bit SUEND) event. Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand- shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Hardware clears the SUEND bit when software writes '1' to SSUEND. Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL handshake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Read: This bit always reads '0'. Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand-shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Bit6: SOPRDY: Serviced OPRDY Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL handshake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Write: Software should write '1' to this bit after servicing a received Endpoint0 packet. The OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL handshake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 OPRDY bit will be cleared by a write of '1' to SOPRDY. Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand-shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Read: This bit always reads '0'. Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand-shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Bit5: SDSTL: Send Stall Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand-shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Software can write '1' to this bit to terminate the current transfer (due to an error condition, unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL handshake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 unexpected transfer request, etc.). Hardware will clear this bit to '0' when the STALL hand-shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 shake is transmitted. Bit4: SUEND: Setup End Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
 Hardware sets this read-only bit to '1' when a control transaction ends before software has written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
written '1' to the DATAEND bit. Hardware clears this bit when software writes '1' to SSUEND. Bit3: DATAEND: Data End
SSUEND. Bit3: DATAEND: Data End
Bit3: DATAEND: Data End
Cottwore chould write '1' to this hit:
Software should write '1' to this bit: 1. When writing '1' to INPRDY for the last outgoing data packet.
2. When writing '1' to INPRDY for a zero-length data packet.
3. When writing '1' to SOPRDY after servicing the last incoming data packet.
This bit is automatically cleared by hardware.
Bit2: STSTL: Sent Stall
Hardware sets this bit to '1' after transmitting a STALL handshake signal. This flag must be
cleared by software.
Bit1: INPRDY: IN Packet Ready
Software should write '1' to this bit after loading a data packet into the Endpoint0 FIFO for
transmit. Hardware clears this bit and generates an interrupt under either of the following conditions:
1. The packet is transmitted.
2. The packet is overwritten by an incoming SETUP packet.
3. The packet is overwritten by an incoming OUT packet.
Bit0: OPRDY: OUT Packet Ready
Hardware sets this read-only bit and generates an interrupt when a data packet has been
received. This bit is cleared only when software writes '1' to the SOPRDY bit.





16.11. Configuring Endpoints1-3

Endpoints1-3 are configured and controlled through their own sets of the following control/status registers: IN registers EINCSRL and EINCSRH, and OUT registers EOUTCSRL and EOUTCSRH. Only one set of endpoint control/status registers is mapped into the USB register address space at a time, defined by the contents of the INDEX register (USB Register Definition 16.4).

Endpoints1-3 can be configured as IN, OUT, or both IN/OUT (Split Mode) as described in **Section 16.5.1**. The endpoint mode (Split/Normal) is selected via the SPLIT bit in register EINCSRH.

When SPLIT = '1', the corresponding endpoint FIFO is split, and both IN and OUT pipes are available.

When SPLIT = '0', the corresponding endpoint functions as either IN or OUT; the endpoint direction is selected by the DIRSEL bit in register EINCSRH.

16.12. Controlling Endpoints1-3 IN

Endpoints1-3 IN are managed via USB registers EINCSRL and EINCSRH. All IN endpoints can be used for Interrupt, Bulk, or Isochronous transfers. Isochronous (ISO) mode is enabled by writing '1' to the ISO bit in register EINCSRH. Bulk and Interrupt transfers are handled identically by hardware.

An Endpoint1-3 IN interrupt is generated by any of the following conditions:

- 1. An IN packet is successfully transferred to the host.
- 2. Software writes '1' to the FLUSH bit (EINCSRL.3) when the target FIFO is not empty.
- 3. Hardware generates a STALL condition.

16.12.1.Endpoints1-3 IN Interrupt or Bulk Mode

When the ISO bit (EINCSRH.6) = '0' the target endpoint operates in Bulk or Interrupt Mode. Once an endpoint has been configured to operate in Bulk/Interrupt IN mode (typically following an Endpoint0 SET_INTERFACE command), firmware should load an IN packet into the endpoint IN FIFO and set the INPRDY bit (EINCSRL.0). Upon reception of an IN token, hardware will transmit the data, clear the INPRDY bit, and generate an interrupt.



Writing '1' to INPRDY without writing any data to the endpoint FIFO will cause a zero-length packet to be transmitted upon reception of the next IN token.

A Bulk or Interrupt pipe can be shut down (or Halted) by writing '1' to the SDSTL bit (EINCSRL.4). While SDSTL = '1', hardware will respond to all IN requests with a STALL condition. Each time hardware generates a STALL condition, an interrupt will be generated and the STSTL bit (EINCSRL.5) set to '1'. The STSTL bit must be reset to '0' by firmware.

Hardware will automatically reset INPRDY to '0' when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to '0' immediately after firmware loads the first packet into the FIFO and sets INPRDY to '1'. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

When firmware writes '1' to the FCDT bit (EINCSRH.3), the data toggle for each IN packet will be toggled continuously, regardless of the handshake received from the host. This feature is typically used by Interrupt endpoints functioning as rate feedback communication for Isochronous endpoints. When FCDT = '0', the data toggle bit will only be toggled when an ACK is sent from the host in response to an IN packet.

16.12.2.Endpoints1-3 IN Isochronous Mode

When the ISO bit (EINCSRH.6) is set to '1', the target endpoint operates in Isochronous (ISO) mode. Once an endpoint has been configured for ISO IN mode, the host will send one IN token (data request) per frame; the location of data within each frame may vary. Because of this, it is recommended that double buffering be enabled for ISO IN endpoints.

Hardware will automatically reset INPRDY (EINCSRL.0) to '0' when a packet slot is open in the endpoint FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for firmware to load two packets into the IN FIFO at a time. In this case, hardware will reset INPRDY to '0' immediately after firmware loads the first packet into the FIFO and sets INPRDY to '1'. An interrupt will not be generated in this case; an interrupt will only be generated when a data packet is transmitted.

If there is not a data packet ready in the endpoint FIFO when USB0 receives an IN token from the host, USB0 will transmit a zero-length data packet and set the UNDRUN bit (EINCSRL.2) to '1'.

The ISO Update feature (see Section 16.7) can be useful in starting a double buffered ISO IN endpoint. If the host has already set up the ISO IN pipe (has begun transmitting IN tokens) when firmware writes the first data packet to the endpoint FIFO, the next IN token may arrive and the first data packet sent before firmware has written the second (double buffered) data packet to the FIFO. The ISO Update feature ensures that any data packet written to the endpoint FIFO will not be transmitted during the current frame; the packet will only be sent after a SOF signal has been received.



USB Register Definition 16.19. EINCSRL: USB0 IN Endpoint Control Low Byte

R	W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	CLRDT	STSTL	SDSTL	FLUSH	UNDRUN	FIFONE	INPRDY	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address: 0x11				
Bit7:	Unused. Read = 0; Write = don't care.											
Bit6:	CLRDT: Clear Data Toggle.											
	Write: Softw			this bit to re	eset the IN E	ndpoint da	ta toggle to	ʻ0'.				
	Read: This b		eads '0'.									
Bit5:	STSTL: Sen		. (1) I									
	Hardware se flushed, and							FIFOIS				
Bit4:	SDSTL: Sen		T DIL CIEdie	ะน. าากร กลบู	i must be cle	eared by SU	ilware.					
υπ.	Software sho		' to this bit	to generate	a STALL ha	andshake ir	n response	to an IN				
	token. Softw											
	effect in ISO					0						
Bit3:	FLUSH: FIF											
	Writing a '1'											
	The FIFO po											
	ets, software			SH for each	packet. Har	dware rese	ets the FLU	SH bit to '0'				
Bit2:	when the FIF		•									
DILZ.	The function			the IN End	noint mode:							
	ISO: Set whe						ed while bit	INPRDY =				
	ʻ0'.											
	Interrupt/Bul	k: Set wher	n a NAK is r	eturned in	response to	an IN tokei	า.					
	This bit must	t be cleared	l by softwar	e.								
Bit1:	FIFONE: FIF											
	0: The IN En											
D:10.	1. The IN En			one or more	e packets.							
Bit0:	INPRDY: In Software sho			ofter leadin	a a data nav	kat inta the	N Endnoi	nt EIEO				
	Hardware cle							III FIFO.				
	1. A data pa				y.							
	2. Double bu			IEN = '1') a	nd there is a	an open FIF	O packet s	lot.				
	3. If the end	point is in Is	ochronous									
	until the nex											
	An interrup			jenerated v	when hardw	are clears	INPRDY a	s a result				
	of a packet	being tran	smitted.									



USB Register Definition 16.20. EINCSRH: USB0 IN Endpoint Control High Byte

R/W	R/W	R/W	R	R/W	R/W	R	R	Reset Value			
DBIEN		DIRSEL	-	FCDT	SPLIT	-	-	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:			
Diti	Bito	Dito	DI(1	Dito	0x12						
Bit7:	: DBIEN: IN Endpoint Double-buffer Enable.										
	0: Double-bu	•			endpoint.						
	1: Double-bu										
Bit6:	ISO: Isochro				·						
	This bit enab	oles/disable	s isochrond	ous transfers	s on the cur	rent endpoi	nt.				
	0: Endpoint	configured f	or bulk/inte	rrupt transfe	ers.	•					
	1: Endpoint	configured f	or isochron	ious transfe	rs.						
Bit5:	DIRSEL: En	dpoint Direc	ction Select								
	This bit is va	lid only whe	en the seled	cted FIFO is	not split (S	PLIT = '0').					
	0: Endpoint	direction se	lected as O	UT.							
	1: Endpoint	direction se	lected as IN	۱.							
Bit4:	Unused. Rea			are.							
Bit3:	FCDT: Force										
	0: Endpoint		switches or	nly when an	ACK is rec	eived follov	ving a data	a packet			
	transmission										
	•		forced to sv	witch after e	very data p	acket is trar	nsmitted, r	egardless of			
	ACK recepti										
Bit2:	SPLIT: FIFO	•					<i>.</i> .				
				•	•	••		cted FIFO is			
Dita1 Or	used by the IN endpoint; the lower half of the selected FIFO is used by the OUT endpoint. its1–0: Unused. Read = 00b; Write = don't care.										
Bits1–0:	Unused. Rea	au = 000; W	mie = don t	care.							

16.13. Controlling Endpoints1-3 OUT

Endpoints1-3 OUT are managed via USB registers EOUTCSRL and EOUTCSRH. All OUT endpoints can be used for Interrupt, Bulk, or Isochronous transfers. Isochronous (ISO) mode is enabled by writing '1' to the ISO bit in register EOUTCSRH. Bulk and Interrupt transfers are handled identically by hardware.

An Endpoint1-3 OUT interrupt may be generated by the following:

- 1. Hardware sets the OPRDY bit (EINCSRL.0) to '1'.
- 2. Hardware generates a STALL condition.

16.13.1.Endpoints1-3 OUT Interrupt or Bulk Mode

When the ISO bit (EOUTCSRH.6) = '0' the target endpoint operates in Bulk or Interrupt mode. Once an endpoint has been configured to operate in Bulk/Interrupt OUT mode (typically following an Endpoint0 SET_INTERFACE command), hardware will set the OPRDY bit (EOUTCSRL.0) to '1' and generate an interrupt upon reception of an OUT token and data packet. The number of bytes in the current OUT data packet (the packet ready to be unloaded from the FIFO) is given in the EOUTCNTH and EOUTCNTL registers. In response to this interrupt, firmware should unload the data packet from the OUT FIFO and reset the OPRDY bit to '0'.



A Bulk or Interrupt pipe can be shut down (or Halted) by writing '1' to the SDSTL bit (EOUTCSRL.5). While SDSTL = '1', hardware will respond to all OUT requests with a STALL condition. Each time hardware generates a STALL condition, an interrupt will be generated and the STSTL bit (EOUTCSRL.6) set to '1'. The STSTL bit must be reset to '0' by firmware.

Hardware will automatically set OPRDY when a packet is ready in the OUT FIFO. Note that if double buffering is enabled for the target endpoint, it is possible for two packets to be ready in the OUT FIFO at a time. In this case, hardware will set OPRDY to '1' immediately after firmware unloads the first packet and resets OPRDY to '0'. A second interrupt will be generated in this case.

16.13.2.Endpoints1-3 OUT Isochronous Mode

When the ISO bit (EOUTCSRH.6) is set to '1', the target endpoint operates in Isochronous (ISO) mode. Once an endpoint has been configured for ISO OUT mode, the host will send exactly one data per USB frame; the location of the data packet within each frame may vary, however. Because of this, it is recommended that double buffering be enabled for ISO OUT endpoints.

Each time a data packet is received, hardware will load the received data packet into the endpoint FIFO, set the OPRDY bit (EOUTCSRL.0) to '1', and generate an interrupt (if enabled). Firmware would typically use this interrupt to unload the data packet from the endpoint FIFO and reset the OPRDY bit to '0'.

If a data packet is received when there is no room in the endpoint FIFO, an interrupt will be generated and the OVRUN bit (EOUTCSRL.2) set to '1'. If USB0 receives an ISO data packet with a CRC error, the data packet will be loaded into the endpoint FIFO, OPRDY will be set to '1', an interrupt (if enabled) will be generated, and the DATAERR bit (EOUTCSRL.3) will be set to '1'. Software should check the DATAERR bit each time a data packet is unloaded from an ISO OUT endpoint FIFO.



USB Register Definition 16.21. EOUTCSRL: USB0 OUT Endpoint Control Low Byte

W	R/W	R/W	R/W	R	R/W	R	R/W	Reset Value			
CLRDT	STSTL	SDSTL	FLUSH	DATERR	OVRUN	FIFOFUL	OPRDY	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	USB Address:			
	0x14										
Bit7:	CL RDT: Clear Data Toggle										
Dit <i>i</i> .	CLRDT: Clear Data Toggle Write: Software should write '1' to this bit to reset the OUT endpoint data toggle to '0'.										
	Read: This b					r enapoint e	ata toggio	10 0.			
Bit6:	STSTL: Sen										
	Hardware se		o '1' when a	a STALL har	dshake sig	ınal is transr	nitted. This	s flag must			
	be cleared b							U			
Bit5:	SDSTL: Sen	d Stall									
	Software sho			•				nould write			
	'0' to this bit		e the STAL	L signal. Thi	s bit has no	o effect in IS	O mode.				
Bit4:	FLUSH: FIF						-				
	Writing a '1'			•			•				
	FIFO pointer software mu										
	when the FIF			or each pach	et. Haluwa		e FLUSITI				
	Note: If data			has already	been read f	from the FIF	O, the FLUS	H bit should			
								ead from the			
		manually.									
Bit3:	DATERR: Da		4				00 an hit at				
	In ISO mode It is cleared							uπing error.			
Bit2:	OVRUN: Da				S DIL IS OFIIY	valiu ili isc	moue.				
DILZ.	This bit is se		are when a	n incomina a	lata nacket	cannot be l	oaded into	the OUT			
	endpoint FIF										
	0: No data o		, , , , , , , , , , , , , , , , , , ,		-,		· · , · · · ·				
	1: A data pa	cket was los	st because	of a full FIF	O since this	s flag was la	st cleared.				
Bit1:	FIFOFUL: O										
	This bit indic					•					
	point (DBIEN					ns two packe	ets. If DBIE	N = '0', the			
	FIFO is full v			s one packe	t.						
	0: OUT endp 1: OUT endp										
Bit0:	OPRDY: OU										
Dito.	Hardware se			nerates an i	nterrupt wh	en a data na	acket is ava	ailable, Soft-			
	ware should										
				•							




C8051F340/1/2/3/4/5/6/7

USB Register Definition 16.22. EOUTCSRH: USB0 OUT Endpoint Control High Byte

	R/W DBOEN	R/W												
	Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 USB Address												
		0x15												
Bi	t7:	DBOEN: Double-buffer Enable 0: Double-buffering disabled for the selected OUT endpoint. 1: Double-buffering enabled for the selected OUT endpoint.												
Bi	t6:	ISO: Isochronous Transfer Enable												
		This bit enables/disables isochronous transfers on the current endpoint. 0: Endpoint configured for bulk/interrupt transfers.												
		1: Endpoint configured for isochronous transfers.												
Bi	ts5–0:	0: Unused. Read = 000000b; Write = don't care.												

USB Register Definition 16.23. EOUTCNTL: USB0 OUT Endpoint Count Low



USB Register Definition 16.24. EOUTCNTH: USB0 OUT Endpoint Count High






Table 16.4. USB Transceiver Electrical Characteristics

V_{DD} = 3.0 to 3.6 V, -40 to +85 °C unless otherwise specified

Parameters	Symbol	Conditions	Min	Тур	Max	Units		
Transmitter						1		
Output High Voltage	V _{OH}		2.8			V		
Output Low Voltage	V _{OL}				0.8	V		
Output Crossover Point	V _{CRS}		1.3		2.0	V		
	7	Driving High		38		0		
Output Impedance	Z _{DRV}	Driving Low		38		Ω		
Dull un Desistense	D	Full Speed (D+ Pull-up)	1 405	4 5	1 575	kΩ		
Pull-up Resistance	R _{PU} Low Speed (D– Pull-up		1.425	1.5	1.575	K12		
Output Diag Time	т	Low Speed	75		300			
Output Rise Time	Τ _R	Full Speed	4		20	ns		
Output Fall Time	т	Low Speed	75		300			
Output Fall Time	Τ _F	Full Speed	4		20	ns		
Receiver								
Differential Input	V _{DI}		0.2			V		
Sensitivity	V DI	(D+) – (D–)	0.2					
Differential Input Common	V _{CM}		0.8		2.5	V		
Mode Range	• CM		0.0		2.5	v		
Input Leakage Current	١L	Pullups Disabled		<1.0		μA		

Note: Refer to the USB Specification for timing diagrams and symbol definitions.



C8051F340/1/2/3/4/5/6/7

NOTES:



17. SMBus

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/10th of the system clock as a master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 17.1. SMBus Block Diagram




17.1. Supporting Documents


It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I2C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I2C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

17.2. SMBus Configuration

Figure 17.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.





17.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 17.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.



The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 17.3 illustrates a typical SMBus transaction.




Figure 17.3. SMBus Transaction

17.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "17.3.4. SCL High (SMBus Free) Timeout" on page 200). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



17.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

17.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 3 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout.

17.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.

17.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See **Section "17.5. SMBus Transfer Modes" on page 208** for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "17.4.2. SMB0CN Control Register" on page 205; Table 17.4 provides a quick SMB0CN decoding reference.



SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "17.4.1. SMBus Configuration Register" on page 202.



17.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 17.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "21. Timers" on page 247.

$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

Equation 17.1. Minimum SCL High and Low Times


The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 17.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 17.2.

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Equation 17.2. Typical SMBus Bit Rate



Figure 17.4 shows the typical SCL generation described by Equation 17.2. Notice that T_{HIGH} is typically twice as large as T_{LOW} . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation Equation 17.1.





Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 17.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time
	T _{low} - 4 system clocks	
0	OR	3 system clocks
	1 system clock + s/w delay*	
1	11 system clocks	12 system clocks

Table 17.2. Minimum SDA Setup and Hold Times

*Note: Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.

With the SMBTOE bit set, Timer 3 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "17.3.3. SCL Low Timeout" on page 200). The SMBus interface will force Timer 3 to reload while SCL is high, and allow Timer 3 to count when SCL is low. The Timer 3 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 17.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set).



SFR Definition 17.1. SMB0CF: SMBus Clock/Configuration

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value				
ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
							SFR Address	: 0xC1				
Bit7:	ENEMD: EMDue Eneble											
5117.	ENSMB: SMBus Enable. This hit enables/disables the SMBus interface. When enabled, the interface constantly mon-											
	This bit enables/disables the SMBus interface. When enabled, the interface constantly mon- itors the SDA and SCL pins.											
	0: SMBus in		•									
	1: SMBus in	terface ena	abled.									
Bit6:	INH: SMBus	Slave Inhi	bit.									
	When this bi											
	occur. This e		emoves the	SMBus sla	ve from the	bus. Maste	er Mode inte	rrupts are				
	not affected.											
	0: SMBus S											
Bit5:	1: SMBus S BUSY: SMB											
5110.				e when a tra	ansfer is in	nroaress It	is cleared t	o logic 0				
	This bit is set to logic 1 by hardware when a transfer is in progress. It is cleared to when a STOP or free-timeout is sensed.							le legie e				
Bit4:	EXTHOLD:				nsion Enab	le.						
	This bit cont	rols the SD	A setup and	I hold times	according	to.						
	0: SDA Exte											
	1: SDA Exte											
Bit3:	SMBTOE: S						· -	<u>.</u>				
	This bit enal				•							
	reload while											
	programmed should reset							Juline				
Bit2:	SMBFTE: S				ble							
D.(2.	When this bi					ee if SCL ar	nd SDA rem	ain high fo				
	more than 1							Ū				
Bits1–0:	SMBCS1-SM											
	These two b							1Bus bit				
	rate. The se	lected devi	ce should be	e configured	according	to Equatior	n 17.1.					
	SMBCS1	SMBCS0	SM	Bus Clock	Source							
	0	0		imer 0 Ove								
	0	1		imer 1 Ove	-							
	1	0	Timor									
		0		2 High Byte 2 Low Byte	e Overflow							



17.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see SFR Definition 17.2). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

STA and STO indicate that a START and/or STOP has been detected or generated since the last SMBus interrupt. STA and STO are also used to generate START and STOP conditions when operating as a master. Writing a '1' to STA will cause the SMBus interface to enter Master Mode and generate a START when the bus becomes free (STA is not cleared by hardware after the START is generated). Writing a '1' to STO while in Master Mode will cause the interface to generate a STOP and end the current transfer after the next ACK cycle. If STO and STA are both set (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 17.3 for more details.

Important Note About the SI Bit: The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 17.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 17.4 for SMBus status decoding using the SMB0CN register.



R	R	R/W	R/W	R	R	R/W	R/W	Reset Value					
MASTE	R TXMODE	STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
							SFR Addres						
							OF IX Addres	3. UXUU					
Bit7:	MASTER: SM	Bus Mast	er/Slave In	dicator.									
	MASTER: SMBus Master/Slave Indicator. This read-only bit indicates when the SMBus is operating as a master.												
	0: SMBus ope	erating in S	Slave Mode) .									
	1: SMBus ope												
Bit6:	TXMODE: SN												
	This read-only			he SMBus i	s operating a	s a transm	nitter.						
	0: SMBus in F												
D:+E.	1: SMBus in T												
Bit5:	STA: SMBus Write:	Start Flag.											
	0: No Start ge	nerated											
	1: When oper		master a S	START cond	lition is transr	nitted if th	e bus is fre	e (If the bus					
	is not free, the												
	STA is set by							,					
	next ACK cyc			, .			J						
	Read:												
	0: No Start or	repeated	Start detec	ted.									
	1: Start or rep	eated Star	t detected.										
Bit4:	STO: SMBus	Stop Flag.											
	Write:			_									
	0: No STOP o						<i>c</i> , ,,	1.1.01/					
	1: Setting ST	-											
	cycle. When t			-			-						
	and STO are Read:	sel, a STC		n is transmi	lied followed	by a STA		л. Л.					
	0: No Stop co	ndition det	fected										
	1: Stop condit			ave Mode) (or pending (if i	in Master	Mode)						
Bit3:	ACKRQ: SME		•				modo).						
	This read-only		•	•	/Bus has rec	eived a by	te and nee	eds the ACK					
	bit to be writte					,							
Bit2:	ARBLOST: SI	MBus Arbi	tration Lost	Indicator.									
	This read-only	y bit is set	to logic 1 v	vhen the SM	/IBus loses ar	bitration v	vhile opera	iting as a					
	transmitter. A			a slave ind	cates a bus e	error condi	tion.						
Bit1:	ACK: SMBus		• •										
	This bit define					-							
	ten each time												
	0: A "not ackr	-	nas been r	eceived (if i	n Transmitter	Mode) Ol	≺ will be tra	ansmitted (if					
	in Receiver M	,	a haan	aived (if in T			uill be tree	omittad /:f :					
	1: An "acknov Receiver Mee	-	s been rec	eivea (it in	ransmitter M	oae) OR v	vill be tran	sinittea (it in					
Bit0:	Receiver Moc SI: SMBus Inf	,	a										
DIU.	This bit is set	•	-	he condition	s listed in Tal	hle 17 3 9	SI must he	cleared by					
		•			the SMBus is		n must be	Gealed by					

SFR Definition 17.2. SMB0CN: SMBus Control



Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	• A START is generated.	A STOP is generated.Arbitration is lost.
TXMODE	 START is generated. SMB0DAT is written before the start of an SMBus frame. 	 A START is detected. Arbitration is lost. SMB0DAT is not written before the start of an SMBus frame.
STA	 A START followed by an address byte is received. 	 Must be cleared by software.
STO	 A STOP is detected while addressed as a slave. Arbitration is lost due to a detected STOP. 	 A pending STOP is generated.
ACKRQ	 A byte has been received and an ACK response value is needed. 	After each ACK cycle.
ARBLOST	 A repeated START is detected as a MASTER when STA is low (unwanted repeated START). SCL is sensed low while attempting to gener- ate a STOP or repeated START condition. SDA is sensed low while transmitting a '1' (excluding ACK bits). 	
ACK	 The incoming ACK value is low (ACKNOWL- EDGE). 	• The incoming ACK value is high (NOT ACKNOWLEDGE).
SI	 A START has been generated. Lost arbitration. A byte has been transmitted and an ACK/ NACK received. A byte has been received. A START or repeated START followed by a slave address + R/W has been received. A STOP has been received. 	Must be cleared by software.


Table 17.3. Sources for Hardware Changes to SMB0CN



17.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



SFR Definition 17.3. SMB0DAT: SMBus Data

17.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses an arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

17.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 17.5 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.






Figure 17.5. Typical Master Transmitter Sequence



17.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 17.6 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 17.6. Typical Master Receiver Sequence



17.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver. Figure 17.7 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.




Figure 17.7. Typical Slave Receiver Sequence



17.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Upon entering Slave Transmitter Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until a START is detected. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 17.8 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 17.8. Typical Slave Transmitter Sequence

17.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform to the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.



	Values Read		d				/alue /ritte		
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STo	ACK
	1110	0	0	х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	х
		0	0	0	A master data or address byte	Set STA to restart transfer.	1	0	Х
Ē		Ŭ	Ŭ	Ŭ	was transmitted; NACK received.	Abort transfer.	0	1	Х
nsmitt	Master Transmitter 0011 0011				A master data or address byte was transmitted; ACK received.	Load next data byte into SMB0DAT.	0	0	х
Tra						End transfer with STOP.	0	1	Х
laster	1100	0	0	1		End transfer with STOP and start another transfer.	1	1	х
2	2					Send repeated START.	1	0	Х
						Switch to Master Receiver Mode (clear SI without writ- ing new data to SMB0DAT).	0	0	x
				Acknowledge received byte; Read SMB0DAT.	0	0	1		
						Send NACK to indicate last byte, and send STOP.	0	1 (0
						Send NACK to indicate last byte, and send STOP fol- lowed by START.	1		0
ceiver		0 1 0 X A master data byte ACK requested.		Send ACK followed by repeated START.	1	0	1		
Master Receiver	1000		0	х	A master data byte was received; ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0
Σ						Send ACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0

Table 17.4. SMBus Status Decoding



	Valu	ies l	Read	d				Values Written			
Mode	Status Vector	ACKRQ	ARBLOST	ACK	Current SMbus State	Typical Response Options	STA	STo	ACK		
ter		0	0	0	A slave byte was transmitted; NACK received.	No action required (expect- ing STOP condition).	0	0	х		
ansmitt	0100	0	0	1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	х		
Slave Transmitter		0	1	x	A Slave byte was transmitted; error detected.	No action required (expect- ing Master to end transfer).	0	0	х		
S	0101	0	х	х	A STOP was detected while an addressed Slave Transmitter.	No action required (transfer complete).	0	0	х		
		1	0	x		Acknowledge received address.	0	0	1		
					ACK requested.	Do not acknowledge received address.	0	0	0		
	0010					Acknowledge received address.	0	0	1		
		1	1	x	address received; ACK requested.	Do not acknowledge received address.	0	0	0		
						Reschedule failed transfer; do not acknowledge received address.	1	0	0		
eive	0010	0010 0 1 X		х	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х		
Sec	0010	0			repeated START.	Reschedule failed transfer.	1	0	Х		
Slave Receiver		1	1	x	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0		
	0001 0		0	х	A STOP was detected while an addressed slave receiver.	No action required (transfer complete).	0	0	х		
		0	1	v	Lost arbitration due to a detected	Abort transfer.	0	0	Х		
		0	1	Х	STOP.	Reschedule failed transfer.		0	Х		
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1		
	0000				requested.	Do not acknowledge received byte.	0	0	0		
		1	1	х	Lost arbitration while transmitting	Abort failed transfer.	0	0	0		
					a data byte as master.	Reschedule failed transfer.	1	0	0		

Table 17.4. SMBus Status Decoding	(Continued)
Table 17.4. Smbus Status Decoung	(Continueu)




18. UART0

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "18.1. Enhanced Baud Rate Generation" on page 216**). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0 always access the Transmit register. Reads of SBUF0 always access the buffered Receive register; it is not possible to read data from the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).







18.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 18.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 18.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "21.1.3. Mode 2: 8-bit Counter/ Timer with Auto-Reload" on page 249). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of six sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, the external oscillator clock / 8, or an external input T1. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 18.1.

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Equation 18.1. UART0 Baud Rate

Where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and T1H is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "21. Timers" on page 247. A quick reference for typical baud rates using the internal oscillator is given in Table 18.1. Note that the internal oscillator may still generate the system clock if an external oscillator is driving Timer 1.

18.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.






Figure 18.3. UART Interconnect Diagram

18.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.





Figure 18.4. 8-Bit UART Timing Diagram



18.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.





18.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON0.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic 1 (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data byte(s) addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).






Figure 18.6. UART Multi-Processor Mode Interconnect Diagram



R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SOMOD	Ξ -	MCE0	REN0	TB80	RB80	TI0	RI0	0100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl
							SFR Addres	
Bit7:	SOMODE: S							
	This bit sele		•					
	0: 8-bit UAF							
Bit6:	1: 9-bit UAF UNUSED. F							
Bit5:	MCE0: Mult							
5110.	The function	•				peration M	lode	
	SOMODE =		•			peration		
		ogic level o						
	1: F	RIO will only	be activated	d if stop bit i	s logic level	1.		
	S0MODE =				s Enable.			
		ogic level o						
				pt is genera	ted only wh	en the nint	h bit is logi	ic 1.
Bit4:	REN0: Reco			<u>.</u> .				
	This bit ena			receiver.				
	0: UART0 re 1: UART0 re	•						
Bit3:	TB80: Ninth	•						
5110.	The logic le			ianed to the	ninth trans	mission hit	in 9-hit UA	RT Mode I
	is not used							
Bit2:	RB80: Ninth							
	RB80 is ass	signed the va	alue of the S	STOP bit in	Mode 0; it is	s assigned	the value	of the 9th
	data bit in M	lode 1.						
Bit1:	TI0: Transm							
	Set by hard							
	8-bit UART							
	UART0 inte						to the UAF	RIO interrup
Bit0:	service rout RI0: Receiv			eared manu	ally by softw	/are.		
5110.	Set to '1' by			of data has	heen receiv	ed by LIAR	TN (set at t	he STOP hi
	sampling tir						•	
	to vector to	,		•		•		
	ware.							, ., ., ., ., ., ., ., ., ., ., ., ., .,

SFR Definition 18.1. SCON0: Serial Port 0 Control



SFR Definition 18.2. SBUF0: Serial (UART0) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	s: 0x99
Bits7–0:	SBUF0[7:0]: This SFR acc data is writte sion. Writing tents of the r	cesses two n to SBUF a byte to S	registers; a 0, it goes to 3BUF0 initia	transmit sh the transmi	ift register a it shift regis	ter and is h	eld for seri	al transmis-



er 1
bad
(hex)
Ξ6
CC
98
30
98
64
30
98
CC
98
30
98
30
98
98
30
98
30
98
30
75
30
30
9 3 9 3 9 3 7 3

Table 18.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

X = Don't care



19. UART1 (C8051F340/1/4/5 Only)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates (details in **Section "19.1. Baud Rate Generator" on page 224**). A received data FIFO allows UART1 to receive up to three data bytes before data is lost and an overflow occurs.

UART1 has six associated SFRs. Three are used for the Baud Rate Generator (SBCON1, SBRLH1, and SBRLL1), two are used for data formatting, control, and status functions (SCON1, SMOD1), and one is used to send and receive data (SBUF1). The single SBUF1 location provides access to both the transmit holding register and the receive FIFO. Writes to SBUF1 always access the Transmit Holding Register. Reads of SBUF1 always access the first byte of the Receive FIFO; it is not possible to read data from the Transmit Holding Register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete). Note that if additional bytes are available in the Receive FIFO, the RI1 bit cannot be cleared by software.




Figure 19.1. UART1 Block Diagram



19.1. Baud Rate Generator

The UART1 baud rate is generated by a dedicated 16-bit timer which runs from the controller's core clock (SYSCLK), and has prescaler options of 1, 4, 12, or 48. The timer and prescaler options combined allow for a wide selection of baud rates over many SYSCLK frequencies.

The baud rate generator is configured using three registers: SBCON1, SBRLH1, and SBRLL1. The UART1 Baud Rate Generator Control Register (SBCON1, SFR Definition 19.4) enables or disables the baud rate generator, and selects the prescaler value for the timer. The baud rate generator must be enabled for UART1 to function. Registers SBRLH1 and SBRLL1 contain a 16-bit reload value for the dedicated 16-bit timer. The internal timer counts up from the reload value on every clock tick. On timer overflows (0xFFFF to 0x0000), the timer is reloaded. For reliable UART operation, it is recommended that the UART baud rate is not configured for baud rates faster than SYSCLK/16. The baud rate for UART1 is defined in Equation 19.1.

Baud Rate = $\frac{\text{SYSCLK}}{(65536 - (\text{SBRLH1:SBRLL1}))} \times \frac{1}{2} \times \frac{1}{\text{Prescaler}}$

Equation 19.1. UART1 Baud Rate

A quick reference for typical baud rates and system clock frequencies is given in Table 19.1.

Target Baud Rate (bps)	Actual Baud Rate (bps)	Baud Rate Error	Oscillator Divide Factor	SB1PS[1:0] (Prescaler Bits)	Reload Value in SBRLH1:SBRLL1
230400	230769	0.16%	52	11	0xFFE6
115200	115385	0.16%	104	11	0xFFCC
57600	57692	0.16%	208	11	0xFF98
28800	28846	0.16%	416	11	0xFF30
14400	14388	0.08%	834	11	0xFE5F
9600	9600	0.0%	1250	11	0xFD8F
2400	2400	0.0%	5000	11	0xF63C
1200	1200	0.0%	10000	11	0xEC78
 230400	230769	0.16%	104	11	0xFFCC
115200	115385	0.16%	208	11	0xFF98
57600	57692	0.16%	416	11	0xFF30
28800	28777	0.08%	834	11	0xFE5F
14400	14406	0.04%	1666	11	0xFCBF
9600	9600	0.0%	2500	11	0xFB1E
2400	2400	0.0%	10000	11	0xEC78
1200	1200	0.0%	20000	11	0xD8F0
230400	230769	0.16%	208	11	0xFF98
115200	115385	0.16%	416	11	0xFF30
57600	57554	0.08%	834	11	0xFE5F
28800	28812	0.04%	1666	11	0xFCBF
14400	14397	0.02%	3334	11	0xF97D
9600	9600	0.0%	5000	11	0xF63C
2400	2400	0.0%	20000	11	0xD8F0
1200	1200	0.0%	40000	11	0xB1E0

 Table 19.1. Baud Rate Generator Settings for Standard Baud Rates



19.2. Data Format

UART1 has a number of available options for data formatting. Data transfers begin with a start bit (logic low), followed by the data bits (sent LSB-first), a parity or extra bit (if selected), and end with one or two stop bits (logic high). The data length is variable between 5 and 8 bits. A parity bit can be appended to the data, and automatically generated and detected by hardware for even, odd, mark, or space parity. The stop bit length is selectable between short (1 bit time) and long (1.5 or 2 bit times), and a multi-processor communication mode is available for implementing networked UART buses. All of the data formatting options can be configured using the SMOD1 register, shown in SFR Definition 19.2. Figure 19.2 shows the timing for a UART1 transaction without parity or an extra bit enabled. Figure 19.3 shows the timing for a UART1 transaction with parity enabled (PE1 = 1). Figure 19.4 is an example of a UART1 transaction when the extra bit is enabled (XBE1 = 1). Note that the extra bit feature is not available when parity is enabled, and the second stop bit is only an option for data lengths of 6, 7, or 8 bits.




Figure 19.2. UART1 Timing Without Parity or Extra Bit




Figure 19.3. UART1 Timing With Parity




Figure 19.4. UART1 Timing With Extra Bit



19.3. Configuration and Operation

UART1 provides standard asynchronous, full duplex communication. It can operate in a point-to-point serial communications application, or as a node on a multi-processor serial interface. To operate in a point-to-point application, where there are only two devices on the serial bus, the MCE1 bit in SMOD1 should be cleared to '0'. For operation as part of a multi-processor communications bus, the MCE1 and XBE1 bits should both be set to '1'. In both types of applications, data is transmitted from the microcontroller on the TX1 pin, and received on the RX1 pin. The TX1 and RX1 pins are configured using the crossbar and the Port I/O registers, as detailed in Section "15. Port Input/Output" on page 151.

In typical UART communications, The transmit (TX) output of one device is connected to the receive (RX) input of the other device, either directly or through a bus transceiver, as shown in Figure 19.5.




Figure 19.5. Typical UART Interconnect Diagram

19.3.1. Data Transmission

Data transmission is double-buffered, and begins when software writes a data byte to the SBUF1 register. Writing to SBUF1 places data in the Transmit Holding Register, and the Transmit Holding Register Empty flag (THRE1) will be cleared to '0'. If the UARTs shift register is empty (i.e. no transmission is in progress) the data will be placed in the shift register, and the THRE1 bit will be set to '1'. If a transmission is in progress, the data will remain in the Transmit Holding Register until the current transmission is complete. The TI1 Transmit Interrupt Flag (SCON1.1) will be set at the end of any transmission (the beginning of the stop-bit time). If enabled, an interrupt will occur when TI1 is set.

If the extra bit function is enabled (XBE1 = '1') and the parity function is disabled (PE1 = '0'), the value of the TBX1 (SCON1.3) bit will be sent in the extra bit position. When the parity function is enabled (PE1 = '1'), hardware will generate the parity bit according to the selected parity type (selected with S1PT[1:0]), and append it to the data field. Note: when parity is enabled, the extra bit function is not available.

19.3.2. Data Reception

Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be stored in the receive FIFO if the following conditions are met: the receive FIFO (3 bytes deep) must not be full, and the stop bit(s) must be logic 1. In the event that the receive FIFO is full, the incoming byte will be lost, and a Receive FIFO Overrun Error will be generated (OVR1 in register SCON1 will be set to logic 1). If the stop bit(s) were logic 0, the incoming data will not be stored in the receive FIFO. If the reception conditions are met, the data is stored in the receive FIFO, and the RI1 flag will be set. Note: when MCE1 = '1', RI1 will only be set if the extra bit was equal to '1'. Data can be read from the receive FIFO by reading the SBUF1 register. The SBUF1 register represents the oldest



byte in the FIFO. After SBUF1 is read, the next byte in the FIFO is loaded into SBUF1, and space is made available in the FIFO for another incoming byte. If enabled, an interrupt will occur when RI1 is set.

If the extra bit function is enabled (XBE1 = '1') and the parity function is disabled (PE1 = '0'), the extra bit for the oldest byte in the FIFO can be read from the RBX1 bit (SCON1.2). If the extra bit function is not enabled, the value of the stop bit for the oldest FIFO byte will be presented in RBX1. When the parity function is enabled (PE1 = '1'), hardware will check the received parity bit against the selected parity type (selected with S1PT[1:0]) when receiving data. If a byte with parity error is received, the PERR1 flag will be set to '1'. This flag must be cleared by software. Note: when parity is enabled, the extra bit function is not available.

19.3.3. Multiprocessor Communications

UART1 supports multiprocessor communication between a master processor and one or more slave processors by special use of the extra data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its extra bit is logic 1; in a data byte, the extra bit is always set to logic 0.

Setting the MCE1 bit (SMOD1.7) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the extra bit is logic 1 (RBX1 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned address. If the addresses match, the slave will clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 19.6. UART Multi-Processor Mode Interconnect Diagram



R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Valu
OVR1	PERR1	THRE1	REN1	TBX1	RBX1	TI1	RI1	0010000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	ss: 0xD2
Bit7:	OVR1: Rece		verrun Elac					
DIL7.	This bit is us		-		rrun conditic	n		
	0: Receive F					/11.		
	1: Receive F				coming chara	acter was d	iscarded o	due to a full
	FIFO).			,	0			
	This bit must	t be cleared	l to '0' by so	oftware.				
Bit6:	PERR1: Par							
	When parity							
	'1' when the		•	e in the FIF	O does not	match the s	selected P	arity Type.
	0: Parity Erro							
	1: Parity Erro This bit must			oftwara				
Bit5:	THRE1: Trar				n			
	0: Transmit H		• •			BUF1.		
	1: Transmit H							
Bit4:	REN1: Rece			,				
	This bit enab	oles/disable	s the UART	receiver. V	Vhen disable	ed, bytes ca	n still be re	ead from the
	receive FIFC							
	0: UART1 re	•						
	1: UART1 re	•						
Bit3:	TBX1: Extra			ionad to th	a avera trana	mission hit	when VD	
	The logic lev '1'. This bit is			-		smission dit	when XB	ET IS SET TO
Bit2:	RBX1: Extra		•	is enabled	•			
5112.	RBX1 is assi			extra bit wh	en XBE1 is s	set to '1' If	XBE1 is c	leared to '0'
	RBX1 will be							
	enabled.	Ū	Ū		•			,
Bit1:	TI1: Transmi	it Interrupt F	lag.					
	Set to a '1' b	•				-	-	
	When the UA		•	-				
2.10	UART1 inter	•		his bit must	be cleared i	manually by	software	
Bit0:	RI1: Receive Set to '1' by I	•	•	of data baa	heen rocoin	od by LIA PT		ha STOD h
	sampling tim							
	to vector to t	,		•		•		
	ware.							, , ,

SFR Definition 19.1. SCON1: UART1 Control



SFR Definition 19.2. SMOD1: UART1 Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
MCE1	S1PT1	S1PT0	PE1	S1DL1	S1DL0	XBE1	SBL1	00001100
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xE5
Bit7:	MCE1: Multi	processor (Communica	tion Enable				
Ditt :	0: RI will be	•						
	1: RI will be				t are '1' (ext	tra bit must	be enable	d using
	XBE1).		1 ()		,			U U
	Note: This fu		ot available	when hard	vare parity i	is enabled.		
Bits6–5:	S1PT[1:0]: F	Parity Type.						
	00: Odd							
	01: Even 10: Mark							
	10. Mark 11: Space							
Bit4:	PE1: Parity	Enable.						
	This bit activ		are parity g	eneration a	nd checking	g. The parit	y type is se	elected by
	bits S1PT1-0					5 1	5 51	,
	0: Hardware							
	1: Hardware							
Bits3–2:	S1DL[1:0]: [
	00: 5-bit data							
	01: 6-bit data 10: 7-bit data							
	11: 8-bit data							
Bit1:	XBE1: Extra							
	When enable	ed, the valu	e of TBX1	will be appe	nded to the	data field.		
	0: Extra Bit I	Disabled.						
	1: Extra Bit B							
Bit0:	SBL1: Stop	-						
	0: Short - Sto	•			to longth -	6 7 ar 0 h	to) or 1 E	hit time o
	1: Long - Sto (data length	•		ni times (da	ia ierigiri =	0, 7, 01 8 DI	15), 01 1.5	DIL UITIES
	เงินเน เอกษูเก	0 010).						



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	s: 0xD3
	This SFR is UART1 rece Write: Writin first goes to transmit shif be written ag Read: Readi the receive F the FIFO. If t	ive FIFO. g a byte to the Transm t register is gain. ing SBUF1 FIFO is retu	SBUF1 initi it Holding R available, c retrieves da rned, and re	ates the tra legister, wh data is trans ata from the emoved fro	nsmission. ' ere it is held ferred into t receive FIF m the FIFO.	When data for serial t he shift reg O. When i	is written t ransmissio gister, and read, the ol e bytes ma	o SBUF1, it n. When the SBUF1 may dest byte in ny be held in


SFR Definition 19.3. SBUF1: UART1 Data Buffer

SFR Definition 19.4. SBCON1: UART1 Baud Rate Generator Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Reserve	d SB1RUN	Reserved	Reserved	Reserved	Reserved	SB1PS1	SB1PS0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address:	0xAC
Bit7: Bit6: Bits5–2: Bits1–0:	RESERVED SB1RUN: Ba 0: Baud Rate 1: Baud Rate RESERVED SB1PS[1:0]: 00: Prescale 01: Prescale 10: Prescale 11: Prescale	aud Rate G e Generator e Generator : Read = 00 Baud Rate r = 12 r = 4 r = 48	enerator En is disabled is enabled 000b; Must	able. I. UART1 w write 0000b		on.		



SFR Definition 19.5. SBRLH1: UART1 Baud Rate Generator High Byte



SFR Definition 19.6. SBRLL1: UART1 Baud Rate Generator Low Byte





C8051F340/1/2/3/4/5/6/7

NOTES:



20. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.




Figure 20.1. SPI Block Diagram



20.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

20.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

20.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

20.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

20.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 20.2, Figure 20.3, and Figure 20.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section **"15. Port Input/Output"** on page **151** for general purpose port I/O and crossbar information.



20.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 20.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 20.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 20.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.






Figure 20.2. Multiple-Master Mode Connection Diagram




Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 20.4. 4-Wire Single Master Mode and Slave Mode Connection Diagram



20.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 20.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 20.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

20.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



20.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 20.5. For slave mode, the clock and data relationships are shown in Figure 20.6 and Figure 20.7.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 20.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.






Figure 20.5. Master Mode Data/Clock Timing














20.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

R		R/W	R/W	R	R	R	R	Reset Value			
SPIBSY		CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address	: 0xA1			
Bit 7:	SPIBSY: SP	l Rusy (rea	d only)								
Dit 7.	This bit is se			l transfer is	in progress	(Master or	slave Mode	<i>(</i>			
Bit 6:	MSTEN: Ma				in progreee			<i>.</i>).			
	0: Disable m			n slave mod	le.						
	1: Enable ma										
Bit 5:	CKPHA: SP										
	This bit cont	rols the SPI	0 clock pha	ase.							
	0: Data cent	ered on firs	t edge of S	CK period.*							
	1: Data cent		•	of SCK perio	od.*						
Bit 4:	CKPOL: SP										
	This bit cont		•	arity.							
	0: SCK line l										
	1: SCK line I	0									
Bit 3:	SLVSEL: Sla				ia lauriadia.		a tha aalaat				
	This bit is se is cleared to										
	instantaneou										
Bit 2:	NSSIN: NSS							put.			
DI(2.	This bit mim		•	•		the NSS of	ort nin at the	e time that			
	the register i				•	and noo p	on pin at in				
Bit 1:	SRMT: Shift		•	•		ılv).					
	This bit will b	•					t of the shift	register.			
	and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns to logic 0 when a data byte is transferred to the shift register from										
	the transmit	buffer or by	a transition	n on SCK.	-		-				
	NOTE: SRM	IT = 1 when	in Master I	Mode.							
Bit 0:	RXBMT: Red										
	This bit will b										
	information.			ion availabl	e in the rece	eive buffer t	hat has not	been read			
	this bit will re	•									
	NOTE: RXB	MI = 1 whe	en in Maste	r Mode.							
ate: In ala	ave mode, data		compled in t	he contor of	aaab data bii	In monter r	nodo data a				
	led one SYSC										

SFR Definition 20.1. SPI0CFG: SPI0 Configuration





SFR Definition 20.2. SPI0CN: SPI0 Control


Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0	D000110 Bit ddressable F8										
Add	dressable										
Bit 7: SPIF: SPI0 Interrupt Flag.	ablad										
This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are ena setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit											
automatically cleared by hardware. It must be cleared by software.											
Bit 6: WCOL: Write Collision Flag.											
	This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) to indicate a write to the SPI0 data register was attempted when the transmit buffer was full. It must be cleared by										
the SPI0 data register was attempted when the transmit buffer was full. It must be cleared by software.											
Bit 5: MODF: Mode Fault Flag.											
	This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when a master mode										
matically cleared by hardware. It must be cleared by software.	collision is detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). This bit is not auto- matically cleared by bardware. It must be cleared by software										
Bit 4: RXOVRN: Receive Overrun Flag (Slave Mode only).											
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the received											
buffer still holds unread data from a previous transfer and the last bit of the current tran shifted into the SPI0 shift register. This bit is not automatically cleared by hardware. I											
be cleared by software.	it must										
Bits 3–2: NSSMD1–NSSMD0: Slave Select Mode.											
Selects between the following NSS operation modes: (See Section "20.2. SPI0 Master Mode Operation" on page 235 and Section "20.3	2 SDI0										
Slave Mode Operation" on page 237).	.3. 3F10										
00: 3-Wire Slave or 3-wire Master Mode. NSS signal is not routed to a port pin.											
01: 4-Wire Slave or Multi-Master Mode (Default). NSS is always an input to the devic											
1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device a assume the value of NSSMD0.	and will										
Bit 1: TXBMT: Transmit Buffer Empty.											
This bit will be set to logic 0 when new data has been written to the transmit buffer. W											
data in the transmit buffer is transferred to the SPI shift register, this bit will be set to I indicating that it is safe to write a new byte to the transmit buffer.	logic 1,										
Bit 0: SPIEN: SPI0 Enable.											
This bit enables/disables the SPI.											
0: SPI disabled. 1: SPI enabled.											




R/W	R/W SCR6	R/W SCR5	R/W SCR4	R/W SCR3	R/W SCR2	R/W SCR1	R/W SCR0	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	: 0xA2
T fr c a	SCR7–SCR These bits d for master m clock, and is and SPIOCK $f_{SCK} = \frac{1}{2 \times 2}$	etermine th ode operat given in th <i>R</i> is the 8-b	e frequency ion. The SC e following it value hel	CK clock free equation, w	quency is a here SYSC	divided ver <i>LK</i> is the sy	sion of the	system
f	or 0 <= SPI	0CKR <= 2	55					
Example: If	SYSCLK =	2 MHz and	I SPIOCKR	= 0x04,				
$f_{SCK} =$ $f_{SCK} = 2$	$\frac{2000000}{2 \times (4+1)}$)						

SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate

SFR Definition 20.4. SPI0DAT: SPI0 Data








* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.






* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.


Figure 20.9. SPI Master Timing (CKPHA = 1)




C8051F340/1/2/3/4/5/6/7



* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.





* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 20.11. SPI Slave Timing (CKPHA = 1)



Parameter	Description	Min	Max	Units
TMCKLSCK Low Time1 x T_SYSCLKMISO Valid to SCK Shift Edge1 x T_SYSCLK + 20TMISMISO Valid to SCK Shift Edge1 x T_SYSCLK + 20MISOTMIHSCK Shift Edge to MISO Change0MISOSlave Mode Timing* (See Figure 20.10 and Figure 20.11)MISO Valid to First SCK Edge2 x T_SYSCLKMISOTSENSS Falling to First SCK Edge2 x T_SYSCLKMISOTSDLast SCK Edge to NSS Rising2 x T_SYSCLKMISOTSEZNSS Falling to MISO Valid4 x T_SYSCLKMISOTCKHSCK High Time5 x T_SYSCLKMISOTCKLSCK Low Time5 x T_SYSCLKMISOTSISMOSI Valid to SCK Sample Edge2 x T_SYSCLKMISOTSIHSCK Sample Edge to MOSI Change2 x T_SYSCLKMISO				
т _{мскн}	SCK High Time	1 x T _{SYSCLK}		ns
T _{MCKL}	SCK Low Time	1 x T _{SYSCLK}		ns
T _{MIS}	MISO Valid to SCK Shift Edge	1 x T _{SYSCLK} + 20		ns
т _{мін}	SCK Shift Edge to MISO Change	0		ns
	Slave Mode Timing* (See Figure 20.10	and Figure 20.11)	I	
T _{SE}	NSS Falling to First SCK Edge	2 x T _{SYSCLK}		ns
T _{SD}	Last SCK Edge to NSS Rising	2 x T _{SYSCLK}		ns
T _{SEZ}	NSS Falling to MISO Valid		4 x T _{SYSCLK}	ns
T _{SDZ}	NSS Rising to MISO High-Z		4 x T _{SYSCLK}	ns
Т _{СКН}	SCK High Time	5 x T _{SYSCLK}		ns
T _{CKL}	SCK Low Time	5 x T _{SYSCLK}		ns
T _{SIS}	MOSI Valid to SCK Sample Edge	2 x T _{SYSCLK}		ns
T _{SIH}	SCK Sample Edge to MOSI Change	2 x T _{SYSCLK}		ns
Т _{SOH}	SCK Shift Edge to MISO Change		4 x T _{SYSCLK}	ns
T _{SLH}	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6 x T _{SYSCLK}	8 x T _{SYSCLK}	ns

Table 20.1. SPI Slave Timing Parameters

*Note: T_{SYSCLK} is equal to one period of the device system clock (SYSCLK).



C8051F340/1/2/3/4/5/6/7

NOTES:



21. Timers

Each MCU includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer for use with the ADC, SMBus, USB (frame measurements), Low-Frequency Oscillator (period measurements), or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 and Timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:	Timer 3 Modes:		
13-bit counter/timer	16-bit timer with auto-reload	16-bit timer with auto-reload		
16-bit counter/timer				
8-bit counter/timer with auto-reload	Two 8-bit timers with	Two 8-bit timers with		
Two 8-bit counter/timers (Timer 0 only)	auto-reload	auto-reload		

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 21.3 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 and Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (T0 or T1). Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

21.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "9.3.5. Interrupt Register Descriptions" on page 93); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 9.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

21.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.



C8051F340/1/2/3/4/5/6/7


The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "15.1. Priority Crossbar Decoder" on page 153 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 21.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see SFR Definition 9.13). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "9.3.5. Interrupt Register Descriptions" on page 93), facilitating pulse width measurements.

TR0	GATE0	ATE0 /INT0 Counte		
0	Х	Х	Disabled	
1	0	Х	Enabled	
1	1	0	Disabled	
1	1	1	Enabled	
X = Dc	n't Care	•	•	

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see SFR Definition 9.13).





21.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



21.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Section "9.3.2. External Interrupts" on page 91 for details on the external input signals /INT0 and /INT1).




Figure 21.2. T0 Mode 2 Block Diagram



21.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/ timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 21.3. T0 Mode 3 Block Diagram



SFR Definition 21.1. TCON: Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address	
						(bi	t addressable	e) 0x88	
Bit7:	TF1: Timer 1	Overflow	Flag.						
Ditt :	Set by hardw			erflows. This	flag can be	e cleared by	software	but is auto-	
	matically clea								
	0: No Timer	1 overflow	detected.						
	1: Timer 1 ha								
Bit6:	TR1: Timer 1		rol.						
	0: Timer 1 di								
D:16.	1: Timer 1 er								
Bit5:	TF0: Timer 0 Set by hardw			orflowe Thic	flag can be	aloarod by	coffwara	but is outo	
	matically clea								
	0: No Timer					chupt servi	oc routine.		
	1: Timer 0 ha								
Bit4:	TR0: Timer 0								
	0: Timer 0 di	sabled.							
	1: Timer 0 er								
Bit3:	IE1: Externa					.			
	This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be								
	cleared by software but is automatically cleared when the CPU vectors to the External Inter-								
	rupt 1 service routine if IT1 = 1. When IT1 = 0, this flag is set to '1' when /INT1 is active as defined by bit IN1PL in register INT01CF (see SFR Definition 9.13).								
Bit2:						uon 9.13).			
0112.	2: IT1: Interrupt 1 Type Select. This bit selects whether the configured /INT1 interrupt will be edge or level sensiti							itive. /INT1	
	is configured active low or high by the IN1PL bit in the IT01CF register (see SFR Definition								
	9.13).		0,			Ũ	,		
	0: /INT1 is le	vel triggere	ed.						
	1: /INT1 is e								
Bit1:	IE0: Externa	•				<i>.</i>			
	This flag is s								
	cleared by software but is automatically cleared when the CPU vectors to the External Inter-								
	rupt 0 service routine if IT0 = 1. When IT0 = 0, this flag is set to '1' when /INT0 is active as defined by bit IN0PL in register INT01CF (see SFR Definition 9.13).								
Bit0:	ITO: Interrupt					lion 9.13).			
Dito.				ired /INT0 i	nterrupt will	be edge or	level sens	sitive /INT0	
	This bit selects whether the configured /INT0 interrupt will be edge or level sensitive. /INT0 is configured active low or high by the IN0PL bit in register IT01CF (see SFR Definition								
	9.13).		3		- 3 (0)	(•			
	0: /INT0 is le	vel triggere	ed.						
	1: /INT0 is e								



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1		GATE0	C/T0	T0M1	TOMO	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
Bit/	Bito	BID	Bit4	ВЦЗ	BILZ	BILI	BIU	0x89
Bit7:	GATE1: Ti	mer 1 Gate	e Control.					
	0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.							
	1: Timer 1 enabled only when TR1 = 1 AND /INT1 is active as defined by bit IN1PL in regis-							
B ''0	ter INT01CF (see SFR Definition 9.13). C/T1: Counter/Timer 1 Select.							
Bit6:				ملمط امندمام	ماد مام£نم ما ا			
			mer 1 increme Timer 1 increi					
	(T1).	Function.		nemed by n	Ign-to-low		n external	input pin
Bits5–4:		40: Timer	1 Mode Select					
2.100			Timer 1 opera					
			·					
	T1M1	T1M0		Mode				
	0	0): 13-bit cou				
	0	1		: 16-bit cou				
	1	0	Mode 2:	Mode 2: 8-bit counter/timer with				
				auto-reload				
	1	1	Mode	e 3: Timer 1	inactive			
Bit3:	GATE0: Ti	mor () Cat	a Control					
DILJ.			when TR0 = 1 i	rrespective	of /INTO loo	nic level		
							d by bit IN()PL in reais-
	1: Timer 0 enabled only when TR0 = 1 AND /INT0 is active as defined by bit IN0PL in register INT01CF (see SFR Definition 9.13).							
Bit2:	C/T0: Counter/Timer Select.							
	0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).							
	1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin							
D ¹ / ₁ 4 0	(T0).							
Bits1–0:	T0M1–T0M0: Timer 0 Mode Select. These bits select the Timer 0 operation mode.							
	These bits	select the	rimer o opera	allon mode.				
	T0M1	T0M0		Mode				
	0	0	Mode 0): 13-bit cou	nter/timer			
	0	1		: 16-bit cou				
Mode 2: 8-bit counter/timer with								
1 0 auto-reload								
	1	1	Mode 3:	Two 8-bit co	unter/timer	S		
	·	1						

SFR Definition 21.2. TMOD: Timer Mode



SFR Definition 21.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ТЗМН	T3ML	T2MH	T2ML	T1M	T0M	SCA1	SCA0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8E
Bit7:		er 3 High By				·(0		
		ects the cloc					is configur	ed in split
		mode. T3MH						
		high byte us high byte us		•			RJUN.	
Bit6:		er 3 Low By	•					
Dito.		ects the cloc			f Timer 3 is	configured	in split 8-h	oit timer
		bit selects the						
		low byte use					CN.	
		low byte use		•				
Bit5:	T2MH: Tim	er 2 High By	/te Clock Se	elect.				
		ects the cloc					is configur	ed in split
		mode. T2MF						
		high byte us		•	the T2XCL	K bit in TM	R2CN.	
D '14		high byte us	•					
Bit4:		er 2 Low By			f Timor O in	fin	in andit 0 k	it time or
		ects the cloo bit selects th					in split 8-t	bit timer
		low byte use		•			2CN	
		low byte use		•			2011.	
Bit3:		r 1 Clock Se	•					
				ed to Timer	1. T1M is ig	anored whe	n C/T1 is s	et to logic 1.
		uses the clo						Ũ
	1: Timer 1	uses the sys	stem clock.					
Bit2:		r 0 Clock Se						
		ects the cloo	ck source su	upplied to Ti	mer 0. T0N	1 is ignored	when C/T() is set to
	logic 1.	_						
		Timer 0 use			he prescale	e bits, SCA1	I-SCA0.	
Bits1–0:		/Timer 0 use \0: Timer 0/1						
DIIS I-0.		control the c			nlied to Tin	her 0 and/or	Timor 1 if	configured
		caled clock		ie clock sup				connguieu
			inputo.					
	SCA1	SCA0	Preso	caled Clock	(
	0	0	System clo	ock divided	by 12			
	0	1	•	ock divided	-			
	1	0	•	ock divided	-			
	1	1	External c	lock divided	by 8			
		ernal clock div	ided by 8 is s	synchronized	with the			
	syst	em clock.						



C8051F340/1/2/3/4/5/6/7


SFR Definition 21.4. TL0: Timer 0 Low Byte

R/	W	R/W	Reset Value						
									00000000
В	t7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
									0x8A
Bits 7	Bits 7–0: TL0: Timer 0 Low Byte.								
	The TL0 register is the low byte of the 16-bit Timer 0.								


SFR Definition 21.5. TL1: Timer 1 Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8B
Bits 7–0: TL1: Timer 1 Low Byte. The TL1 register is the low byte of the 16-bit Timer 1.								

SFR Definition 21.6. TH0: Timer 0 High Byte



SFR Definition 21.7. TH1: Timer 1 High Byte





21.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode, (split) 8-bit auto-reload mode, USB Start-of-Frame (SOF) capture mode, or Low-Frequency Oscillator (LFO) Falling Edge capture mode. The Timer 2 operation mode is defined by the T2SPLIT (TMR2CN.3), T2CE (TMR2CN.4) bits, and T2CSS (TMR2CN.1) bits.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

21.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT = '0' and T2CE = '0', Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 21.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled, an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x000.




Figure 21.4. Timer 2 16-Bit Mode Block Diagram



21.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT = '1' and T2CE = '0', Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in auto-reload mode as shown in Figure 21.5. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	TMR2H Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TMR2L Clock Source		
0	0	SYSCLK / 12		
0	1	External Clock / 8		
1	Х	SYSCLK		

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled, an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 21.5. Timer 2 8-Bit Mode Block Diagram



21.2.3. Timer 2 Capture Modes: USB Start-of-Frame or LFO Falling Edge

When T2CE = '1', Timer 2 will operate in one of two special capture modes. The capture event can be selected between a USB Start-of-Frame (SOF) capture, and a Low-Frequency Oscillator (LFO) Falling Edge capture, using the T2CSS bit. The USB SOF capture mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock. The LFO falling-edge capture mode can be used to calibrate the internal Low-Frequency Oscillator against the internal High-Frequency Oscillator or an external clock source. When T2SPLIT = '0', Timer 2 counts up and overflows from 0xFFFF to 0x0000. Each time a capture event is received, the contents of the Timer 2 registers (TMR2H:TMR2L) are latched into the Timer 2 Reload registers (TMR2RLH:TMR2RLL). A Timer 2 interrupt is generated if enabled.




Figure 21.6. Timer 2 Capture Mode (T2SPLIT = '0')



C8051F340/1/2/3/4/5/6/7

When T2SPLIT = '1', the Timer 2 registers (TMR2H and TMR2L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a capture event is received, the contents of the Timer 2 registers are latched into the Timer 2 Reload registers (TMR2RLH and TMR2RLL). A Timer 2 interrupt is generated if enabled.




Figure 21.7. Timer 2 Capture Mode (T2SPLIT = '1')




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF2H	TF2L	TF2LEN	T2CE	T2SPLIT	TR2	T2CSS	T2XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable)	0xC8
Bit7:	TE2U. Timo	r 2 Lliah Byte		Flag				
DIL7.	TF2H: Time			high byte ov	erflows fro	m 0xFF to	0v00 In 16	hit mode
				ws from 0xF				
				CPU to vec				
				by hardware				
Bit6:	TF2L: Timer	⁻ 2 Low Byte	Overflow	Flag.				
				low byte ove				
				f TF2LEN is				
		•		s regardless	of the Tim	er 2 mode.	This bit is n	ot automat
	ically cleare	•						
Bit5:	TF2LEN: Tir				rrunto If T		ot and Time	r 2 intor
				ow Byte inte				
	0: Timer 2 L					e iow byte o		eniows.
		ow Byte inte	•					
Bit4:	T2CE: Time			5104.				
	0: Capture f	•						
	•			imer is in cap	oture mode	e, with the c	apture ever	nt selected
				event is rec				
	•	,		into the Time		-	MR2RLH a	nd
				ot is generate	ed (if enabl	ed).		
Bit3:	T2SPLIT: Ti	•						
			•	tes as two 8-		with auto-re	load.	
		•		reload mode. ito-reload tim				
Bit2:	TR2: Timer 2				1015.			
				In 8-bit mode	this bit e	nables/disal	bles TMR2	H only:
	TMR2L is al							r only,
	0: Timer 2 d	•						
	1: Timer 2 e	nabled.						
Bit1:	T2CSS: Tim							
			•	oture event w	hen bit T2	CE is set to	'1'.	
	0: Capture s				o			
D:40.	•			f Low-Freque	ency Oscill	ator.		
Bit0:	T2XCLK: Til			source for Tir	nor 2 If Ti	mor 2 is in 9	hit modo	thic hit
				source for h				
				gister CKCO		•		
	•			k for either ti	· •		201001 0011	
	0: Timer 2 e					ided by 12		
				is the extern			Note that th	e external




C8051F340/1/2/3/4/5/6/7

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
			544	540	540	5.4	D VA	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xCA	
Bits 7–0:	Bits 7–0: TMR2RLL: Timer 2 Reload Register Low Byte. TMR2RLL holds the low byte of the reload value for Timer 2 when operating in auto-reload mode, or the captured value of the TMR2L register in capture mode.								

SFR Definition 21.10. TMR2RLH: Timer 2 Reload Register High Byte



SFR Definition 21.11. TMR2L: Timer 2 Low Byte



SFR Definition 21.12. TMR2H Timer 2 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xCD
Bits 7–0: TMR2H: Timer 2 High Byte. In 16-bit mode, the TMR2H register contains the high byte of the 16-bit Timer 2. In 8-bit mode, TMR2H contains the 8-bit high byte timer value.								



21.3. Timer 3

Timer 3 is a 16-bit timer formed by two 8-bit SFRs: TMR3L (low byte) and TMR3H (high byte). Timer 3 may operate in 16-bit auto-reload mode, (split) 8-bit auto-reload mode, USB Start-of-Frame (SOF) capture mode, or Low-Frequency Oscillator (LFO) Rising Edge capture mode. The Timer 3 operation mode is defined by the T3SPLIT (TMR3CN.3), T3CE (TMR3CN.4) bits, and T3CSS (TMR3CN.1) bits.

Timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 3 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

21.3.1. 16-bit Timer with Auto-Reload

When T3SPLIT (TMR3CN.3) is '0' and T3CE = '0', Timer 3 operates as a 16-bit timer with auto-reload. Timer 3 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 3 reload registers (TMR3RLH and TM3RLL) is loaded into the Timer 3 register as shown in Figure 21.4, and the Timer 3 High Byte Overflow Flag (TMR3CN.7) is set. If Timer 3 interrupts are enabled, an interrupt will be generated on each Timer 3 overflow. Additionally, if Timer 3 interrupts are enabled and the TF3LEN bit is set (TMR3CN.5), an interrupt will be generated each time the lower 8 bits (TMR3L) overflow from 0xFF to 0x00.




Figure 21.8. Timer 3 16-Bit Mode Block Diagram



21.3.2. 8-bit Timers with Auto-Reload

When T3SPLIT is '1' and T3CE = '0', Timer 3 operates as two 8-bit timers (TMR3H and TMR3L). Both 8-bit timers operate in auto-reload mode as shown in Figure 21.5. TMR3RLL holds the reload value for TMR3L; TMR3RLH holds the reload value for TMR3H. The TR3 bit in TMR3CN handles the run control for TMR3H. TMR3L is always running when configured for 8-bit Mode.

Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 3 Clock Select bits (T3MH and T3ML in CKCON) select either SYSCLK or the clock defined by the Timer 3 External Clock Select bit (T3XCLK in TMR3CN), as follows:

ТЗМН	T3XCLK	TMR3H Clock Source		
0	0	SYSCLK / 12		
0	1	External Clock / 8		
1	Х	SYSCLK		

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.




Figure 21.9. Timer 3 8-Bit Mode Block Diagram



21.3.3. USB Start-of-Frame Capture

When T3CE = '1', Timer 3 will operate in one of two special capture modes. The capture event can be selected between a USB Start-of-Frame (SOF) capture, and a Low-Frequency Oscillator (LFO) Rising Edge capture, using the T3CSS bit. The USB SOF capture mode can be used to calibrate the system clock or external oscillator against the known USB host SOF clock. The LFO rising-edge capture mode can be used to calibrate the internal Low-Frequency Oscillator against the internal High-Frequency Oscillator or an external clock source. When T3SPLIT = '0', Timer 3 counts up and overflows from 0xFFFF to 0x0000. Each time a capture event is received, the contents of the Timer 3 registers (TMR3H:TMR3L) are latched into the Timer 3 Reload registers (TMR3RLH:TMR3RLL). A Timer 3 interrupt is generated if enabled.




Figure 21.10. Timer 3 Capture Mode (T3SPLIT = '0')



C8051F340/1/2/3/4/5/6/7

When T3SPLIT = '1', the Timer 3 registers (TMR3H and TMR3L) act as two 8-bit counters. Each counter counts up independently and overflows from 0xFF to 0x00. Each time a capture event is received, the contents of the Timer 3 registers are latched into the Timer 3 Reload registers (TMR3RLH and TMR3RLL). A Timer 3 interrupt is generated if enabled.




Figure 21.11. Timer 3 Capture Mode (T3SPLIT = '1')



SFR Definition 21.1	13. TMR3CN:	Timer 3 Control
---------------------	-------------	-----------------


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF3H	TF3L	TF3LEN	T3CE	T3SPLIT	TR3	T3CSS	T3XCLK	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0x91
Bit7:	TF3H: Time							
				high byte ov				
				ws from 0xF				
				e CPU to vec				
D'10			•	by hardware	and must	be cleared I	by software	
Bit6:	TF3L: Timer							4h:- h:4 :-
				low byte ove				
				f TF3LEN is				
		•		s regardless	or the rim	ler 5 mode.		iot automat-
Bit5:	ically cleare TF3LEN: Tir			nt Enable				
DIU.				Low Byte inte	rrunte lf T	E3I EN is s	ot and Time	r 3 inter-
				be generate				
				perating Time				cinowo.
	0: Timer 3 L					in mouo.		
		ow Byte inte	•					
Bit4:	T3CE: Time							
	0: Capture f							
				imer is in cap	oture mode	e, with the c	apture ever	nt selected
	by bit T3CS	S. Each time	e a capture	e event is rec	eived, the	contents of	the Timer 3	8 registers
	(TMR3H and	d TMR3L) ar	e latched	into the Time	r 3 reload	registers (T	MR3RLH a	nd
				ot is generate	ed (if enabl	ed).		
Bit3:	T3SPLIT: Ti	•						
			•	tes as two 8-		with auto-re	load.	
				reload mode				
				uto-reload tim	ners.			
Bit2:	TR3: Timer							
				In 8-bit mode	e, this bit e	nables/disa	bles IMR3	H only;
	TMR3L is al		ed in this m	node.				
	0: Timer 3 d							
Bit1:	1: Timer 3 e T3CSS: Tim			cloct				
DILT.		•		oture event w	han hit T3	CE is set to	·1'	
	0: Capture s		•				1.	
	•			Low-Freque	ncy Oscilla	ator		
Bit0:	T3XCLK: Ti							
Bito.				source for Tir	ner 3. If Ti	mer 3 is in 8	B-bit mode.	this bit
				source for b				
				gister CKCO		•		
	•			k for either ti				
				is the syster		ided by 12.		
				is the extern			Note that th	e external
	oscillator so	urce divided	by 8 is sv	nchronized v	ith the svs	stem clock.		




SFR Definition 21.14. TMR3RLL: Timer 3 Reload Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x92
Bits 7–0:	TMR3RLL: T TMR3RLL he mode, or the	olds the low	v byte of the	e reload valu	le for Timer	•	•	

SFR Definition 21.15. TMR3RLH: Timer 3 Reload Register High Byte



SFR Definition 21.16. TMR3L: Timer 3 Low Byte



SFR Definition 21.17. TMR3H Timer 3 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x95
I	IMR3H: Tim n 16-bit moo node, TMR3	de, the TMF	3H register		• •	of the 16-b	it Timer 3	. In 8-bit



22. Programmable Counter Array (PCA0)

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and five 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "15.1. Priority Crossbar Decoder" on page 153 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "22.2. Capture/Compare Modules" on page 269). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The PCA block diagram is shown in Figure 22.1

Important Note: The PCA Module 4 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See **Section 22.3** for details.




Figure 22.1. PCA Block Diagram



22.1. PCA Counter/Timer


The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 22.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8*

Table 22.1. P	PCA Timebase	nput Options
---------------	--------------	--------------

*Note: External oscillator source divided by 8 is synchronized with the system clock.







22.2. Capture/Compare Modules


Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 22.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 22.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator

Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules









22.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.




Figure 22.4. PCA Capture Mode Diagram

Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware.



22.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 22.5. PCA Software Timer Mode Diagram



22.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 22.6. PCA High Speed Output Mode Diagram



22.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 22.1.

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Equation 22.1. Square Wave Frequency Output

Where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 22.7. PCA Frequency Output Mode



22.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 22.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 22.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Equation 22.2. 8-Bit PWM Duty Cycle

Using Equation 22.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 22.8. PCA 8-Bit PWM Mode Diagram



22.2.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 22.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

Equation 22.3. 16-Bit PWM Duty Cycle

Using Equation 22.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.




Figure 22.9. PCA 16-Bit PWM Mode



22.3. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 4. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH4) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE and/or WDLCK bits set to '1' in the PCA0MD register, Module 4 operates as a watchdog timer (WDT). The Module 4 high byte is compared to the PCA counter high byte; the Module 4 low byte holds the offset to be used when WDT updates are performed. **The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.**

22.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 4 is forced into Watchdog Timer mode.
- Writes to the Module 4 mode register (PCA0CPM4) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH4 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH4. Upon a PCA0CPH4 write, PCA0H plus the offset held in PCA0CPL4 is loaded into PCA0CPH4 (See Figure 22.10).




Figure 22.10. PCA Module 4 with Watchdog Timer Enabled

Note that the 8-bit offset held in PCA0CPH4 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 22.4, where PCA0L is the value of the PCA0L register at the time of the update.



$Offset = (256 \times PCA0CPL4) + (256 - PCA0L)$

Equation 22.4. Watchdog Timer Offset in PCA Clocks

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH4 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF4 flag (PCA0CN.4) while the WDT is enabled.

22.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- 1. Disable the WDT by writing a '0' to the WDTE bit.
- 2. Select the desired PCA clock source (with the CPS2-CPS0 bits).
- 3. Load PCA0CPL4 with the desired WDT update offset value.
- 4. Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- 5. Enable the WDT by setting the WDTE bit to '1'.
- 6. (optional) Lock the WDT (prevent WDT disable until the next system reset) by setting the WDLCK bit to '1'.
- 7. Write a value to PCA0CPH4 to reload the WDT.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The watchdog timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL4 defaults to 0x00. Using Equation 22.4, this results in a WDT timeout interval of 256 PCA clocks. Table 22.3 lists some example timeout intervals for typical system clocks.

System Clock (Hz)	PCA0CPL4	Timeout Interval (ms)
12,000,000	255	65.5
12,000,000	128	33.0
12,000,000	32	8.4
24,000,000	255	32.8
24,000,000	128	16.5
24,000,000	32	4.2
1,500,000 ²	255	524.3
1,500,000 ²	128	264.2
1,500,000 ²	32	67.6
32,768	255	24,000
32,768	128	12,093.75
32,768	32	3,093.75

Table 22.3. Watchdog Timer Timeout Intervals¹

Notes:

- 1. Assumes SYSCLK / 12 as the PCA clock source, and a PCA0L
- value of 0x00 at the update time.
- 2. System Clock reset frequency.



22.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

SFR Definition 22.1. PCA0CN: PCA Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
						(bi	t addressable) 0xD8
Bit7:	CF: PCA Co	unter/Time	r Overflow F	lag.				
	Set by hardv			•	overflows f	rom 0xFFF	F to 0x000). When the
	Counter/Tim							
	to the PCA is							
	must be clea	ared by sof	tware.			•	•	
Bit6:	CR: PCA Co	unter/Time	er Run Contr	ol.				
	This bit enab	oles/disable	es the PCA	Counter/Tin	ner.			
	0: PCA Cour	nter/Timer	disabled.					
	1: PCA Cour	nter/Timer	enabled.					
Bit5:	UNUSED. R	,						
Bit4:	CCF4: PCA		•					
	This bit is se				•			•
	enabled, set	-						outine. This
	bit is not aut					cleared by s	software.	
Bit3:	CCF3: PCA		•					
	This bit is se				•			•
	enabled, set							outine. This
	bit is not aut					cleared by s	software.	
Bit2:	CCF2: PCA						00501	
	This bit is se				•			•
	enabled, set							outine. This
D:14.	bit is not aut					cleared by s	sontware.	
Bit1:	CCF1: PCA		•			a Whan th	o CCE1 int	orrupt io
	This bit is se enabled, set							
	bit is not aut							
Bit0:	CCF0: PCA					Jealed by a	Soliwale.	
DILU.	This bit is se					e When th	o CCEO int	orrunt is
	enabled, set							
						or cincer up		
	bit is not aut	omatically	cleared by h	ardware ar	nd must be o	cleared by s	software	



SFR Definition 22.2. PCA0MD: PCA Mode

CIDL Bit7		R/W	R/	N R/W	R/W	R/W	R/W	Reset Value
Bit7	WDTE	WDLC	K -	CPS2	CPS1	CPS0	ECF	0100000
	Bit6	Bit5	Bi	4 Bit3	Bit2	Bit1	Bit0	SFR Address 0xD9
Bit7:	CIDL: PCA							
	•			CPU is in Idle M normally while th		ontroller is ir	n Idle Moo	le.
	1: PCA op	eration is s	suspende	d while the syste	em controlle	er is in Idle N	/lode.	
Bit6:	WDTE: Wa	atchdog Ti	mer Enat	le				
	If this bit is	s set, PCA	Module 4	is used as the v	watchdog tii	mer.		
	0: Watchd	og Timer d	isabled.					
				Natchdog Timer				
Bit5:	WDLCK: V							
				Watchdog Time		DLCK is set	to '1', the	Watchdog
	•			til the next syste	m reset.			
	0: Watchd	-						
		og Timer e						
Bit4:				don't care.				
Bits3–1:				mer Pulse Seleo				
	These bits	select the	timebase	e source for the	PCA counte	er.		
	CPS2	CPS1	CPS0			mebase		
	0	0	0	System clock d	•	2		
	0	0	1	System clock d				
	0	1	0	Timer 0 overflow	N			
	0	1	1	High-to-low trar divided by 4)	nsitions on I	ECI (max ra	te = syste	m clock
	1	0	0	System clock				
	1	0	1	External clock of	livided by 8	*		
	1	1	0	Reserved				
	1	1	1	Reserved				
	*Note: Fx	ternal oscilla	ator source	e divided by 8 is s	unchronized	with the syste	em clock.	
				, , ,		,		
Bit0:	ECE. BCA	Counter/T	imer Ove	erflow Interrupt E	nable			
				e PCA Counter/		flow (CF) inf	errupt.	
	0: Disable		-			(,		
				er Overflow inter	rupt reques	st when CF	(PCA0CN	.7) is set.
	I. Enable						·	,
Note: Wi	hen the WD)TE bit is s		the PCA0MD r jister, the Watc				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xDA, 0xDB, 0xDC, 0xDD, 0xDE
PCA0CP	Mn Address:	PCA0C		C (n = 2), F	PCA0CPM1 PCA0CPM3			
Bit7:	PWM16n: 16 This bit select 0: 8-bit PWM 1: 16-bit PW	6-bit Pulse \ cts 16-bit m I selected.	Nidth Modu ode when F	lation Enab		n mode is ei	nabled (PW	/Mn = 1).
Bit6:	ECOMn: Co This bit enat 0: Disabled. 1: Enabled.	mparator Fi	unction Ena		ion for PCA	module n.		
Bit5:	CAPPn: Cap This bit enat 0: Disabled. 1: Enabled.				oture for PC	A module r	۱.	
Bit4:	CAPNn: Cap This bit enat 0: Disabled. 1: Enabled.	-			pture for P	CA module	n.	
Bit3:	MATn: Matcl This bit enab the PCA couregister to be 0: Disabled. 1: Enabled.	oles/disable inter with a	s the match module's ca					
Bit2:	TOGn: Togg This bit enab the PCA cou CEXn pin to Output Mode 0: Disabled. 1: Enabled.	oles/disable inter with a toggle. If th	s the toggle module's ca	apture/com	pare registe	r cause the	logic level	on the
Bit1:	PWMn: Puls This bit enab modulated s mode is use Frequency C 0: Disabled. 1: Enabled.	oles/disable ignal is outp d if PWM16	s the PWM out on the C n is set to le	function for EXn pin. 8-	PCA modu bit PWM is	used if PW	M16n is cle	ared; 16-bit
Bit0:	ECCFn: Cap This bit sets 0: Disable C 1: Enable a	the maskin CFn interru	g of the Ca pts.	pture/Comp	are Flag (C			



SFR Definition 22.4. PCA0L: PCA Counter/Timer Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xF9
Bits 7–0: PCA0L: PCA Counter/Timer Low Byte. The PCA0L register holds the low byte (LSB) of the 16-bit PCA Counter/Timer.								

SFR Definition 22.5. PCA0H: PCA Counter/Timer High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xFA		
Bits 7–0	Bits 7–0: PCA0H: PCA Counter/Timer High Byte. The PCA0H register holds the high byte (MSB) of the 16-bit PCA Counter/Timer.									

SFR Definition 22.6. PCA0CPLn: PCA Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xFB, 0xE9, 0xEB, 0xED, 0xFD	
PCA0CPLr	n Address:	PCA0C		B (n = 0), P0 B (n = 2), P0 D (n = 4)		•			
Bits7–0: PCA0CPLn: PCA Capture Module Low Byte. The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n.									



SFR Definition 22.7. PCA0CPHn: PCA Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:	
								0xFC, 0xEA, 0xEC,0xEE, 0xFE	
PCA0CPHr	n Address:	PCA0C		C (n = 0), P C (n = 2), P E (n = 4)		•			
Bits7–0: PCA0CPHn: PCA Capture Module High Byte. The PCA0CPHn register holds the high byte (MSB) of the 16-bit capture module n.									




23. C2 Interface

C8051F340/1/2/3/4/5/6/7 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow Flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.


23.1. C2 Interface Registers

The following describes the C2 registers necessary to perform Flash programming functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.



C2 Register Definition 23.1. C2ADD: C2 Address


C2 Register Definition 23.2. DEVICEID: C2 Device ID






C8051F340/1/2/3/4/5/6/7


C2 Register Definition 23.3. REVID: C2 Revision ID



C2 Register Definition 23.4. FPCTL: C2 Flash Programming Control



C2 Register Definition 23.5. FPDAT: C2 Flash Programming Data





23.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging and Flash programming functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (/RST) and C2D (P3.0) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 23.1.




Figure 23.1. Typical C2 Pin Sharing

The configuration in Figure 23.1 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.



DOCUMENT CHANGE LIST

Revision 0.5 to Revision 1.0

- Updated Table 3.1, "Global DC Electrical Characteristics," on page 33.
- Updated Table 5.1, "ADC0 Electrical Characteristics," on page 60.
- Various small text changes.
- Updated Table 8.1, "Voltage Regulator Electrical Specifications," on page 73.
- Updated Flash security behavior.



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

4635 Boston Lane Austin, TX 78735 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: MCUinfo@silabs.com

Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Rev. 1.0

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holders



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories: <u>C8051F346-GQR</u>