

Ultra Series™ Crystal Oscillator (VCXO)

Si567 Data Sheet

Ultra Low Jitter Quad Any-Frequency VCXO (100 fs), 0.2 to 3000 MHz

The Si567 Ultra Series™ voltage-controlled crystal oscillator utilizes Silicon Laboratories' advanced 4th generation DSPLL® technology to provide an ultra-low jitter, low phase noise clock at four selectable frequencies. The device is factory-programmed to provide any four selectable frequencies from 0.2 to 3000 MHz with <1 ppb resolution and maintains exceptionally low jitter for both integer and fractional frequencies across its operating range. On-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched-mode power supplies. Offered in industry-standard footprints, the Si567 has a dramatically simplified supply chain that enables Silicon Labs to ship custom frequency samples 1-2 weeks after receipt of order. Unlike a traditional XO, where a different crystal is required for each output frequency, the Si567 uses one simple crystal and a DSPLL IC-based approach to provide the desired output frequencies. The Si567 is factory-configurable for a wide variety of user specifications, including frequency, output format, and OE pin location/polarity. Specific configurations are factory-programmed at time of shipment, eliminating the long lead times associated with custom oscillators.

KEY FEATURES

- Available with any four selectable frequencies from 200 kHz to 3000 MHz
- Ultra low jitter: 100 fs RMS typical (12 kHz – 20 MHz)
- Excellent PSNR and supply noise immunity: –80 dBc Typ
- 3.3 V, 2.5 V and 1.8 V V_{DD} supply operation from the same part number
- LVPECL, LVDS, CML, HCSL, CMOS, and Dual CMOS output options
- 2.5x3.2, 3.2x5, 5x7 mm package options
- Samples available with 1-2 week lead times

APPLICATIONS

- 100G/200G/400G OTN, coherent optics
- 10G/25G/40G/100G Ethernet
- 56G/112G PAM4 clocking
- 3G-SDI/12G-SDI/24G-SDI broadcast video
- Servers, switches, storage, NICs, search acceleration
- Test and measurement
- FPGA/ASIC clocking




5 x 7 mm and 3.2 x 5 mm




2.5 x 3.2 mm

Pin Assignments




| Pin # | Descriptions |
|-------|---|
| 1 | VC = Voltage Control Pin |
| 2 | OE = Output enable |
| 3 | GND = Ground |
| 4 | CLK+ = Clock output |
| 5 | CLK- = Complementary clock output. Not used for CMOS. |
| 6 | VDD = Power supply |
| 7 | FS1 = Frequency Select 1 |
| 8 | FS0 = Frequency Select 0 |



1. Ordering Guide

The Si567 VCXO supports a variety of options including frequency, output format, and OE pin location/polarity, as shown in the chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in 1-2 weeks. Silicon Laboratories provides an online part number configuration utility to simplify this process. Refer to www.silabs.com/oscillators to access this tool and for further ordering instructions.



Notes:

1. Contact Silicon Labs for non-standard configurations.
2. Create custom part numbers at www.silabs.com/oscillators.
3. Min Absolute Pull Range (APR) includes temp stability, initial accuracy, load pulling, VDD variation, and 20 year aging at 70 °C.
 - a. For best jitter and phase noise performance, always choose the smallest Kv that meets the application's minimum APR requirements. Unlike SAW-based solutions which require higher Kv values to account for their higher temperature dependence, the Si56x series provides lower Kv options to minimize noise coupling and jitter in real-world PLL designs.
 - b. APR is the ability of a VCXO to track a signal over the product lifetime. A VCXO with an APR of ±20 ppm is able to lock to a clock with a ±20 ppm stability over 20 years over all operating conditions.
 - c. $APR (\pm) = (0.5 \times VDD \times \text{tuning slope}) - (\text{initial accuracy} + \text{temp stability} + \text{load pulling} + \text{VDD variation} + \text{aging})$.
 - d. Minimum APR values noted above include absolute worst case values for all parameters.
 - e. See application note, "AN266: VCXO Tuning Slope (Kv), Stability, and Absolute Pull Range (APR)" for more information.

1.1 Technical Support

| | |
|---------------------------------------|--|
| Frequently Asked Questions (FAQ) | www.silabs.com/Si567-FAQ |
| Oscillator Phase Noise Lookup Utility | www.silabs.com/oscillator-phase-noise-lookup |
| Quality and Reliability | www.silabs.com/quality |
| Development Kits | www.silabs.com/oscillator-tools |

2. Electrical Specifications

Table 2.1. Electrical Specifications

$V_{DD} = 1.8\text{ V}, 2.5\text{ or }3.3\text{ V} \pm 5\%$, $T_A = -40\text{ to }85\text{ }^\circ\text{C}$

| Parameter | Symbol | Test Condition/Comment | Min | Typ | Max | Unit |
|--|------------|--|---------------------|-----|---------------------|------------------|
| Temperature Range | T_A | | -40 | — | 85 | $^\circ\text{C}$ |
| Frequency Range | F_{CLK} | LVPECL, LVDS, CML | 0.2 | — | 3000 | MHz |
| | | HCSL | 0.2 | — | 400 | MHz |
| | | CMOS, Dual CMOS | 0.2 | — | 250 | MHz |
| Supply Voltage | V_{DD} | 3.3 V | 3.135 | 3.3 | 3.465 | V |
| | | 2.5 V | 2.375 | 2.5 | 2.625 | V |
| | | 1.8 V | 1.71 | 1.8 | 1.89 | V |
| Supply Current | I_{DD} | LVPECL (output enabled) | — | 120 | 170 | mA |
| | | LVDS/CML (output enabled) | — | 100 | 140 | mA |
| | | HCSL (output enabled) | — | 95 | 140 | mA |
| | | CMOS (output enabled) | — | 95 | 145 | mA |
| | | Dual CMOS (output enabled) | — | 105 | 155 | mA |
| | | Tristate Hi-Z (output disabled) | — | 83 | — | mA |
| Temperature Stability ¹ | | -40 to 85 $^\circ\text{C}$ | -20 | — | 20 | ppm |
| Rise/Fall Time (20% to 80% V_{PP}) | T_R/T_F | LVPECL/LVDS/CML | — | — | 350 | ps |
| | | CMOS / Dual CMOS ($C_L = 5\text{ pF}$) | — | 0.5 | 1.5 | ns |
| | | HCSL, $F_{CLK} > 50\text{ MHz}$ | — | — | 550 | ps |
| Duty Cycle | D_C | All formats | 45 | — | 55 | % |
| Output Enable (OE) Frequency Select (FS0, FS1) ² | V_{IH} | | $0.7 \times V_{DD}$ | — | — | V |
| | V_{IL} | | — | — | $0.3 \times V_{DD}$ | V |
| | T_D | Output Disable Time, $F_{CLK} > 10\text{ MHz}$ | — | — | 3 | μs |
| | T_E | Output Enable Time, $F_{CLK} > 10\text{ MHz}$ | — | — | 20 | μs |
| | T_{FS} | Settling Time after FS Change | — | — | 10 | ms |
| Powerup Time | t_{OSC} | Time from $0.9 \times V_{DD}$ until output frequency (F_{CLK}) within spec | — | — | 10 | ms |
| Powerup VDD Ramp Rate | V_{RAMP} | Fastest V_{DD} ramp rate allowed on startup | — | — | 9 | V/ms |
| LVPECL Output Option ³ | V_{OC} | Mid-level | $V_{DD} - 1.42$ | — | $V_{DD} - 1.25$ | V |
| | V_O | Swing (diff, $F_{CLK} \leq 1.5\text{ GHz}$) | 1.1 | — | 1.9 | V_{PP} |
| | | Swing (diff, $F_{CLK} > 1.5\text{ GHz}$) ⁶ | 0.55 | — | 1.7 | V_{PP} |

| Parameter | Symbol | Test Condition/Comment | Min | Typ | Max | Unit |
|---------------------------------|----------|---|----------------------|------|----------------------|-----------------|
| LVDS Output Option ⁴ | V_{OC} | Mid-level (2.5 V, 3.3 V VDD) | 1.125 | 1.20 | 1.275 | V |
| | | Mid-level (1.8 V VDD) | 0.8 | 0.9 | 1.0 | V |
| | V_O | Swing (diff, $F_{CLK} \leq 1.4$ GHz) | 0.6 | 0.7 | 0.9 | V _{PP} |
| | | Swing (diff, $F_{CLK} > 1.4$ GHz) ⁶ | 0.25 | 0.5 | 0.8 | V _{PP} |
| HCSL Output Option ⁵ | V_{OH} | Output voltage high | 660 | 800 | 850 | mV |
| | V_{OL} | Output voltage low | –150 | 0 | 150 | mV |
| | V_C | Crossing voltage | 250 | 410 | 550 | mV |
| CML Output Option (AC-Coupled) | V_O | Swing (diff, $F_{CLK} \leq 1.5$ GHz) ⁶ | 0.6 | 0.8 | 1.0 | V _{PP} |
| | | Swing (diff, $F_{CLK} > 1.5$ GHz) ⁶ | 0.3 | 0.55 | 0.9 | V _{PP} |
| CMOS Output Option | V_{OH} | $I_{OH} = 8/6/4$ mA for 3.3/2.5/1.8 V VDD | $0.85 \times V_{DD}$ | — | — | V |
| | V_{OL} | $I_{OL} = 8/6/4$ mA for 3.3/2.5/1.8 V VDD | — | — | $0.15 \times V_{DD}$ | V |

Notes:

1. Min APR includes temperature stability, initial accuracy, load pulling, VDD variation, and aging for 20 yrs at 70 °C.
2. OE includes a 50 k Ω pull-up to VDD for OE active high, or includes a 50 k Ω pull-down to GND for OE active low. FS0 and FS1 pins each include a 50 k Ω pull-up to VDD.
3. $R_{term} = 50 \Omega$ to VDD – 2.0 V (see Figure 4.1).
4. $R_{term} = 100 \Omega$ (differential) (see Figure 4.2).
5. $R_{term} = 50 \Omega$ to GND (see Figure 4.2).
6. Refer to the figure below for Typical Clock Output Swing Amplitudes vs Frequency.


**Figure 2.1. Typical Clock Output Swing Amplitudes vs. Frequency**

Table 2.2. V_C Control Voltage Input $V_{DD} = 1.8, 2.5$ or $3.3\text{ V} \pm 5\%$, $T_A = -40$ to $85\text{ }^\circ\text{C}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------|---------------------------------|----------------------------|------------|---------------------|------------|
| Control Voltage Range | V_C | | $0.1 \times V_{DD}$ | $V_{DD}/2$ | $0.9 \times V_{DD}$ | V |
| Control Voltage Tuning Slope ($V_C = 10\% V_{DD}$ to $90\% V_{DD}$) | Kv | Positive slope, ordering option | 60, 75, 105, 150, 180, 225 | | | ppm/V |
| Kv Variation | Kv_var | | — | — | ± 10 | % |
| Control Voltage Linearity | LVC | Best Straight Line fit | -1.5 | ± 0.5 | +1.5 | % |
| Modulation Bandwidth | BW | | — | 10 | — | kHz |
| V_C Input Impedance | ZVC | | 500 | — | — | k Ω |

Table 2.3. Clock Output Phase Jitter and PSNR $V_{DD} = 1.8\text{ V}, 2.5$ or $3.3\text{ V} \pm 5\%$, $T_A = -40$ to $85\text{ }^\circ\text{C}$

| Parameter | Symbol | Test Condition/Comment | Min | Typ | Max | Unit |
|--|----------|---|-----|-----|-----|------|
| Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ All Differential Formats, $F_{CLK} \geq 200\text{ MHz}$ | ϕ_J | Kv = 60 ppm/V | — | 100 | 150 | fs |
| | | Kv = 75 ppm/V | — | 103 | — | fs |
| | | Kv = 105 ppm/V | — | 110 | — | fs |
| | | Kv = 150 ppm/V | — | 123 | — | fs |
| | | Kv = 180 ppm/V | — | 132 | — | fs |
| | | Kv = 225 ppm/V | — | 150 | — | fs |
| Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ All Diff Formats, $100\text{ MHz} \leq F_{CLK} < 200\text{ MHz}$ | ϕ_J | Kv = 60 ppm/V | — | 115 | 180 | fs |
| | | Kv = 75 ppm/V | — | 118 | — | fs |
| | | Kv = 105 ppm/V | — | 125 | — | fs |
| | | Kv = 150 ppm/V | — | 138 | — | fs |
| | | Kv = 180 ppm/V | — | 147 | — | fs |
| | | Kv = 225 ppm/V | — | 165 | — | fs |
| Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ LVDS, $F_{CLK} = 156.25\text{ MHz}$ | ϕ_J | Kv = 60 ppm/V | — | 110 | 130 | fs |
| | | Kv = 75 ppm/V | — | 113 | — | fs |
| | | Kv = 105 ppm/V | — | 120 | — | fs |
| | | Kv = 150 ppm/V | — | 133 | — | fs |
| | | Kv = 180 ppm/V | — | 142 | — | fs |
| | | Kv = 225 ppm/V | — | 160 | — | fs |
| Phase Jitter (RMS, 12 kHz - 20 MHz) ¹ CMOS / Dual CMOS Formats | ϕ_J | $10\text{ MHz} \leq F_{CLK} < 250\text{ MHz}$ | — | 200 | — | fs |

| Parameter | Symbol | Test Condition/Comment | Min | Typ | Max | Unit |
|--|--------|------------------------|-----|-----|-----|------|
| Spurs Induced by External Power Supply Noise, 50 mVpp Ripple. LVDS 156.25 MHz Output | PSNR | 100 kHz sine wave | | -83 | | dBc |
| | | 200 kHz sine wave | | -83 | | |
| | | 500 kHz sine wave | | -82 | | |
| | | 1 MHz sine wave | | -85 | | |

Note:

1. Guaranteed by characterization. Jitter inclusive of any spurs.

Table 2.4. 3.2 x 5 mm Clock Output Phase Noise (Typical)

| Offset Frequency (f) | 156.25 MHz LVDS | 200 MHz LVDS | 644.53125 MHz LVDS | Unit |
|----------------------|-------------------|----------------|----------------------|--------|
| 100 Hz | -73 | -71 | -60 | dBc/Hz |
| 1 kHz | -102 | -102 | -93 | |
| 10 kHz | -130 | -128 | -118 | |
| 100 kHz | -141 | -139 | -129 | |
| 1 MHz | -150 | -148 | -138 | |
| 10 MHz | -159 | -160 | -153 | |
| 20 MHz | -160 | -162 | -154 | |
| Offset Frequency (f) | 156.25 MHz LVPECL | 200 MHz LVPECL | 644.53125 MHz LVPECL | Unit |
| 100 Hz | -72 | -71 | -60 | dBc/Hz |
| 1 kHz | -103 | -101 | -92 | |
| 10 kHz | -130 | -127 | -117 | |
| 100 kHz | -142 | -139 | -129 | |
| 1 MHz | -150 | -148 | -138 | |
| 10 MHz | -160 | -162 | -154 | |
| 20 MHz | -161 | -162 | -156 | |




Figure 2.2. Phase Jitter vs. Output Frequency

Phase jitter measured with Agilent E5052 using a differential-to-single ended converter (balun or buffer). Measurements collected for >700 commonly used frequencies. Phase noise plots for specific frequencies are available using our free, online Oscillator Phase Noise Lookup Tool at www.silabs.com/oscillators.

Table 2.5. Environmental Compliance and Package Information

| Parameter | Test Condition |
|--|---|
| Mechanical Shock | MIL-STD-883, Method 2002 |
| Mechanical Vibration | MIL-STD-883, Method 2007 |
| Solderability | MIL-STD-883, Method 2003 |
| Gross and Fine Leak | MIL-STD-883, Method 1014 |
| Resistance to Solder Heat | MIL-STD-883, Method 2036 |
| Moisture Sensitivity Level (MSL): 3.2 x 5, 5 x 7 packages | 1 |
| Moisture Sensitivity Level (MSL): 2.5 x 3.2 package | 2 |
| Contact Pads: 3.2x5, 5x7 packages | Au/Ni (0.3 - 1.0 μm / 1.27 - 8.89 μm) |
| Contact Pads: 2.5x3.2 packages | Au/Pd/Ni (0.03 - 0.12 μm / 0.1 - 0.2 μm / 3.0 - 8.0 μm) |
| Note: 1. For additional product information not listed in the data sheet (e.g. RoHS Certifications, MDDS data, qualification data, REACH Declarations, ECCN codes, etc.), refer to our "Corporate Request For Information" portal found here: www.silabs.com/support/quality/Pages/RoHSInformation.aspx . | |

Table 2.6. Thermal Conditions¹

Max Junction Temperature = 125° C

| Package | Parameter | Symbol | Test Condition | Value | Unit |
|--|--|---------------|------------------|-------|------|
| 2.5 x 3.2 mm 8-pin DFN ² | Thermal Resistance Junction to Ambient | Θ_{JA} | Still Air, 85 °C | 72 | °C/W |
| | Thermal Parameter Junction to Board | Ψ_{JB} | Still Air, 85 °C | 38 | °C/W |
| | Thermal Parameter Junction to Top Center | Ψ_{JT} | Still Air, 85 °C | 15 | °C/W |
| 3.2 x 5 mm 8-pin CLCC | Thermal Resistance Junction to Ambient | Θ_{JA} | Still Air, 85 °C | 55 | °C/W |
| | Thermal Parameter Junction to Board | Ψ_{JB} | Still Air, 85 °C | 20 | °C/W |
| | Thermal Parameter Junction to Top Center | Ψ_{JT} | Still Air, 85 °C | 20 | °C/W |
| 5 x 7 mm 8-pin CLCC | Thermal Resistance Junction to Ambient | Θ_{JA} | Still Air, 85 °C | 53 | °C/W |
| | Thermal Parameter Junction to Board | Ψ_{JB} | Still Air, 85 °C | 26 | °C/W |
| | Thermal Parameter Junction to Top Center | Ψ_{JT} | Still Air, 85 °C | 26 | °C/W |

Note:

- Based on PCB Dimensions: 4.5" x 7", PCB Thickness: 1.6 mm, Number of Cu Layers: 4.
- For best 2.5x3.2mm thermal performance, use 2 GND vias as shown in the [Si5xxUC-EVB](#) eval board layout

Table 2.7. Absolute Maximum Ratings¹

| Parameter | Symbol | Rating | Unit |
|--|------------|------------------------|------|
| Maximum Operating Temp. | T_{AMAX} | 95 | °C |
| Storage Temperature | T_S | –55 to 125 | °C |
| Supply Voltage | V_{DD} | –0.5 to 3.8 | °C |
| Input Voltage | V_{IN} | –0.5 to $V_{DD} + 0.3$ | V |
| ESD HBM (JESD22-A114) | HBM | 2.0 | kV |
| Solder Temperature ² | T_{PEAK} | 260 | °C |
| Solder Time at T_{PEAK} ² | T_P | 20–40 | sec |

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020.

3. Dual CMOS Buffer

Dual CMOS output format ordering options support either complementary or in-phase signals for two identical frequency outputs. This feature enables replacement of multiple VCXOs with a single Si567 device.






Figure 3.1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs

4. Recommended Output Terminations


The output drivers support both AC-coupled and DC-coupled terminations as shown in figures below.




AC-Coupled LVPECL – Thevenin Termination



DC-Coupled LVPECL – Thevenin Termination



AC-Coupled LVPECL - 50 Ω w/VTT Bias



DC-Coupled LVPECL - 50 Ω w/VTT Bias

Figure 4.1. LVPECL Output Terminations

| AC-Coupled LVPECL Termination Resistor Values | | | |
|---|-------|--------|-------|
| VDD | R1 | R2 | Rp |
| 3.3 V | 127 Ω | 82.5 Ω | 130 Ω |
| 2.5 V | 250 Ω | 62.5 Ω | 90 Ω |

| DC-Coupled LVPECL Termination Resistor Values | | |
|---|-------|--------|
| VDD | R1 | R2 |
| 3.3 V | 127 Ω | 82.5 Ω |
| 2.5 V | 250 Ω | 62.5 Ω |




Figure 4.2. LVDS and HCSL Output Terminations




Figure 4.3. CML and CMOS Output Terminations

5. Package Outline

5.1 Package Outline (5x7 mm)

The figure below illustrates the package details for the 5x7 mm Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 5.1. Si567 (5x7 mm) Outline Diagram

Table 5.1. Package Diagram Dimensions (mm)

| Dimension | Min | Nom | Max | Dimension | Min | Nom | Max |
|-----------|----------|------|------|-----------|----------|------|------|
| A | 1.07 | 1.18 | 1.33 | L | 1.07 | 1.17 | 1.27 |
| A2 | 0.40 | 0.50 | 0.60 | L1 | 1.00 | 1.10 | 1.20 |
| A3 | 0.45 | 0.55 | 0.65 | L2 | 0.05 | 0.10 | 0.15 |
| b | 1.30 | 1.40 | 1.50 | L3 | 0.15 | 0.20 | 0.25 |
| b1 | 0.50 | 0.60 | 0.70 | p | 1.70 | -- | 1.90 |
| c | 0.50 | 0.60 | 0.70 | R | 0.70 REF | | |
| D | 5.00 BSC | | | aaa | 0.15 | | |
| D1 | 4.30 | 4.40 | 4.50 | bbb | 0.15 | | |
| e | 2.54 BSC | | | ccc | 0.08 | | |
| E | 7.00 BSC | | | ddd | 0.10 | | |
| E1 | 6.10 | 6.20 | 6.30 | eee | 0.05 | | |

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5.2 Package Outline (3.2x5 mm)

The figure below illustrates the package details for the 3.2x5 mm Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 5.2. Si567 (3.2x5 mm) Outline Diagram

Table 5.2. Package Diagram Dimensions (mm)

| Dimension | MIN | NOM | MAX | Dimension | MIN | NOM | MAX |
|-----------|-----------|------|------|-----------|----------|------|------|
| A | 1.02 | 1.17 | 1.33 | E1 | 2.85 BSC | | |
| A2 | 0.50 | 0.55 | 0.60 | L | 0.8 | 0.9 | 1.0 |
| A3 | 0.45 | 0.50 | 0.55 | L1 | 0.45 | 0.55 | 0.65 |
| b | 0.54 | 0.64 | 0.74 | L2 | 0.05 | 0.10 | 0.15 |
| b1 | 0.54 | 0.64 | 0.75 | L3 | 0.15 | 0.20 | 0.25 |
| D | 5.00 BSC | | | aaa | 0.15 | | |
| D1 | 4.65 BSC | | | bbb | 0.15 | | |
| e | 1.27 BSC | | | ccc | 0.08 | | |
| e1 | 1.625 TYP | | | ddd | 0.10 | | |
| E | 3.20 BSC | | | eee | 0.05 | | |

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5.3 Package Outline (2.5x3.2 mm)

The figure below illustrates the package details for the 2.5x3.2 mm Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 5.3. Si567 (2.5x3.2 mm) Outline Diagram

Table 5.3. Package Diagram Dimensions (mm)

| Dimension | MIN | NOM | MAX | Dimension | MIN | NOM | MAX |
|-----------|----------|------|------|-----------|---------|-----|------|
| A | — | — | 1 | L1 | 0.35 | 0.4 | 0.45 |
| A1 | 0.36 REF | | | e | 1.1 BSC | | |
| A2 | 0.53 REF | | | n | 5 | | |
| D | 3.2 BSC | | | n1 | 2 | | |
| E | 2.5 BSC | | | D1 | 2.2 BSC | | |
| W | 0.55 | 0.6 | 0.65 | aaa | 0.10 | | |
| L | 0.5 | 0.55 | 0.6 | bbb | 0.10 | | |
| W1 | 0.35 | 0.4 | 0.45 | ddd | 0.08 | | |

Notes:

1. The dimensions in parentheses are reference.
2. All dimensions shown are in millimeters (mm) unless otherwise noted.
3. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. PCB Land Pattern

6.1 PCB Land Pattern (5x7 mm)

The figure below illustrates the 5x7 mm PCB land pattern for the Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 6.1. Si567 (5x7 mm) PCB Land Pattern

Table 6.1. PCB Land Pattern Dimensions (mm)

| Dimension | (mm) | Dimension | (mm) |
|-----------|------|-----------|------|
| C1 | 4.20 | Y1 | 1.95 |
| C2 | 6.05 | X2 | 1.80 |
| E | 2.54 | Y2 | 0.75 |
| X1 | 1.55 | | |

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.2 PCB Land Pattern (3.2x5 mm)

The figure below illustrates the 3.2x5.0 mm PCB land pattern for the Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 6.2. Si567 (3.2x5 mm) PCB Land Pattern

Table 6.2. PCB Land Pattern Dimensions (mm)

| Dimension | (mm) | Dimension | (mm) |
|-----------|------|-----------|------|
| C1 | 2.70 | X2 | 0.90 |
| E | 1.27 | Y1 | 1.60 |
| E1 | 4.30 | Y2 | 0.70 |
| X1 | 0.74 | | |

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6.3 PCB Land Pattern (2.5x3.2 mm)

The figure below illustrates the 2.5x3.2 mm PCB land pattern for the Si567. The table below lists the values for the dimensions shown in the illustration.




Figure 6.3. Si567 (2.5x3.2 mm) PCB Land Pattern

Table 6.3. PCB Land Pattern Dimensions (mm)

| Dimension | Description | Value (mm) |
|-----------|---------------------------------------|------------|
| X1 | Width - leads on long sides | 0.7 |
| Y1 | Height - leads on long sides | 0.7 |
| X2 | Width - single leads on short sides | 0.5 |
| Y2 | Height - single leads on short sides | 0.55 |
| D1 | Pitch in X directions of XL, Y1 leads | 1.80 |
| E1 | Lead pitch X1, Y1 leads | 1.10 |
| E2 | Lead pitch X2, Y2 leads | 2.65 |

| Dimension | Description | Value (mm) |
|--|-------------|------------|
| Notes: | | |
| General | | |
| <ol style="list-style-type: none">1. All dimensions shown are in millimeters (mm) unless otherwise noted.2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.3. This Land Pattern Design is based on the IPC-7351 guidelines.4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm. | | |
| Solder Mask Design | | |
| <ol style="list-style-type: none">1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad. | | |
| Stencil Design | | |
| <ol style="list-style-type: none">1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.2. The stencil thickness should be 0.125 mm (5 mils).3. The ratio of stencil aperture to land pad size should be 0.8:1 for the pads. | | |
| Card Assembly | | |
| <ol style="list-style-type: none">1. A No-Clean, Type-3 solder paste is recommended.2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | | |

7. Top Marking (5x7 and 3.2x5 Packages)

The figure below illustrates the mark specification for the Si567 5x7 and 3.2x5 package sizes. The table below lists the line information.




Figure 7.1. Mark Specification

Table 7.1. Si567 Top Mark Description

| Line | Position | Description |
|------|--------------|---|
| 1 | 1–8 | "Si567", xxx = Ordering Option 1, Option 2, Option 3 (e.g. Si567AAA) |
| 2 | 1–6 | Frequency Code (6-digit custom code as described in the Ordering Guide) |
| 3 | Trace Code | |
| | Position 1 | Pin 1 orientation mark (dot) |
| | Position 2 | Product Revision (B) |
| | Position 3–5 | Tiny Trace Code (3 alphanumeric characters per assembly release instructions) |
| | Position 6–7 | Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17) |
| | Position 8–9 | Calendar Work Week number (1–53), to be assigned by assembly site |

8. Top Marking (2.5x3.2 Package)

The figure below illustrates the mark specification for the Si567 2.5x3.2 package sizes. The table below lists the line information.




Figure 8.1. Mark Specification

Table 8.1. Si567 Top Mark Description

| Line | Position | Description |
|------|--------------|--|
| 1 | 1–6 | R = Si567, CCCCC = Custom Mark Code |
| 2 | Trace Code | |
| | 1–6 | Six-digit trace code per assembly release instructions |
| 3 | Position 1 | Pin 1 orientation mark (dot) |
| | Position 2–3 | Year (last two digits of the year), to be assigned by assembly site (exp: 2017 = 17) |
| | Position 4–5 | Calendar Work Week number (1–53), to be assigned by assembly site |

9. Revision History

Revision 1.2

September, 2020

- Added 2.5 x 3.2 mm package option.
- Updated Table 2.2, Powerup VDD Ramp Rate and LVDS Swing.

Revision 1.0

June, 2018

- Initial draft

ClockBuilder Pro

One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).

www.silabs.com/CBPro



Timing Portfolio
www.silabs.com/timing



SW/HW
www.silabs.com/CBPro



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOModem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

<http://www.silabs.com>

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

[567AAA002476BBGR](#) [567AAA002485BBGR](#) [567AAA002470BBG](#) [567AAA002470BBGR](#) [567AAA002476BBG](#)
[567AAA002485BBG](#) [567ABA002531ABG](#) [567ABA002531ABGR](#) [567BAA002582BBG](#) [567BAA002582BBGR](#)
[567BAA002589ABG](#) [567BAA002589ABGR](#) [567DAA002588CBG](#) [567DAA002588CBGR](#)