

# **RS9113 Module Family Datasheet**

# Version 4.2

# November 2022



# **1** Overview

The RS9113 module family is based on Silicon Labs' RS9113 ultra-low-power ConvergenceSoC. These modules offer dual-band 1x1 802.11n, dual-mode Bluetooth 4.0 in a single device. They are high performance, long range and ultra-low power modules and include a proprietary multi- threaded MAC processor called ThreadArch®, digital and analog peripheral interfaces, baseband digital signal processor, calibration OTP memory, dual-band RF transceiver, dual-band high-power amplifiers, baluns, diplexers, diversity switch and Quad-SPI flash.

The modules are offered with two software architectures – hosted and embedded. The hosted variant (n-Link®) realizes a host-based architecture where the necessary MAC and PHY layers are implemented in the device to support high- performance, long range WLAN and Bluetooth applications in a 32-bit host processor over SDIO or USBinterfaces. The embedded variants (WiSeConnect® and Connect-io-n®) realize WLAN, and Bluetooth protocols along with Wi-Fi Direct<sup>™</sup>, WPA/WPA2-PSK, WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS,

EAP-PEAP, EAP-LEAP) and a feature-rich networkingstack thus providing a fully-integrated solution for embedded low-end wireless applications. These modules can be connected to 8/16/32-bit host processors through SPI,UART, USB and USB-CDC interfaces. The modules are available in two hardware footprints. One footprint type comes with an integrated antenna and a uFL connector and the other footprint comes without an integrated antenna.

### 1.1 Applications:

- Smartphones, Tablets, and e-Readers
- VoWi-Fi phones
- Smart meters and in-home displays
- Industrial automation and telemetry
- Medical devices
- Industrial monitoring and control
- Home and building automation
- Wireless Headset

### 1.2 Module Features:

#### 1.2.1 WLAN:

Compliant to single-spatial stream IEEE 802.11

a/b/g/n with dual band (2.4 and 5 GHz) support.

- Support for 20 MHz and 40 MHz (n-Link<sup>™</sup> only) channel bandwidths.
- Transmit power up to +17 dBm with integrated PA.
- Receive sensitivity of -97 dBm.

#### 1.2.2 Bluetooth:

- Compliant to dual-mode Bluetooth 4.0
- Transmit power up to 15 dBm (class-1) with integrated PA.
- Receive sensitivity of -94 dBm.

#### 1.2.3 n-Link®:

- Seamless integration with 32-bit processors over SDIO and USB.
- Host Drivers for Linux

#### 1.2.4 WiSeConnect® and Connect-io-n®:

- WLAN and Bluetooth stacks embedded in the device.
- Supports Wi-Fi Direct<sup>™</sup>, Access point mode, WPA/WPA2-PSK, WPA/WPA2- Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP)
- Bluetooth profiles embedded.<sup>2</sup>
- TCP/IP stack (IPv4/IPv6), HTTP/HTTPS, DHCP, ICMP, SSL 3.0/TLS1.2, Websockets, IGMP, FTP Client, SNTP, DNS, mDNS, DNS-SD, SNMP<sup>3</sup> embedded in the device.
- SPI, UART, USB, USB-CDC host interfaces.

#### 1.2.5 General:

- FCC, IC, ETSI/CE, TELEC, and UKCA Certified
- U.FL connector for external antenna connection.
- Dual external antenna for antenna diversity (n- Link<sup>™</sup> only.
- Operating temperature range: -40°C to +85°C
- Wireless firmware upgrade (for WiSeConnect™ and Connect-io-n™ only)
- Options for single supply of 3.0 to 3.6 V operation or multiple supplies for power saving<sup>4</sup>.

**NOTE**: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wherever possible. For more information, visit <u>www.silabs.com/about-us/inclusive-lexicon-project</u>

<sup>1</sup>Drivers for Linux available now.

<sup>2</sup>Refer to the Features section for list of profiles supported.
 <sup>3</sup>mDNS and DNS-SD supported in future software releases.
 <sup>4</sup>USB Interface needs VBUS level of 5 V for detection and enumeration.



# 2 About this Document

This document describes the RS9113 module family specifications. The document covers the modules' hardware and software features, package descriptions, pin descriptions, interface specifications, electrical characteristics, performance specifications, reliability and certification information and ordering information.



# Table of Contents

1	Overview	2
	1.1 Applications	
	1.2 Module Features	
	1.2.1 WLAN	
	1.2.2 Bluetooth:	
	1.2.3 n-Link®:	
	1.2.4 WiSeConnect® and Connect-io-n®:	
_	1.2.5 General:	
	About this Document	
3	Overview	
	3.1 Block Diagram	
	3.2 Product Naming and Variants	
	Features	
5	Package Description	
	5.1 Package Description of Module without Antenna (Package # P6)	
	5.1.1 Mechanical Characteristics	
	5.1.2 Package Dimensions	
	5.1.3 PCB Landing Pattern	
	5.2 Package Description of Module with Antenna (Package # P7)	17
	5.2.1 Mechanical Characteristics	
	5.2.2 Package Dimensions	
	5.2.3 PCB Landing Pattern	
	5.3 Recommended Reflow Profile	
	5.4 Baking Instructions	
6	Pinout and Pin Description	
-	6.1 Pinout of Module without Antenna	
	6.2 Pinout of Module with Integrated Antenna	
	6.3 Pin Description	
7	Specifications	
-	7.1 Absolute Maximum Ratings	
	7.2 Recommended Operating Conditions	
	7.3 Reliability Qualification	
	7.4 DC Characteristics – Digital I/O Signals	
	7.5 AC Characteristics	
	7.5.1 SDIO Interface	
	7.5.2 SPI Secondary (Host SPI) Interface	
	7.5.3 I2C Interface	
	7.5.4 I2S and PCM Interfaces	
	7.5.5 USB Interface	
	7.5.6 Table 20: Input/Output DC Characteristics	
	7.5.7 Reset Timing	
	7.6 Performance Specifications	
	7.6.1 WLAN Performance Specifications	
	7.6.2 WLAN 2.4 GHz Receiver Characteristics	
	7.6.3 Bluetooth Performance Specifications	
	7.7 Current Consumption	
	7.7.1 n-Link® Specifications	



7.7.2 WiSeConnect®/Connect-io-n® Specifications1	63
7.7.3 WLAN Standby Associated Mode Current Consumption	64
7.8 Regulatory Specifications and Certifications	
7.8.1 Regulatory Specifications	
7.8.2 Table 47: Regulatory Certifications	
7.8.3 Software Certifications	
7.9 Antenna Specifications	
7.9.1 Return Loss Characteristic of the Antenna	
7.9.2 Module Reference Orientation	71
7.9.3 Gain Plots	
7.9.4 Antenna Parameters	75
8 Software Architecture	
8.1 n-Link® Software Architecture	
8.1.1 Operating System Support	77
8.2 WiSeConnect®/Connect-io-n® Software Architecture	77
9 Module Marking and Ordering Information	79
9.1 Module Marking Information	
9.2 Ordering Information	80
9.3 Collateral	81
9.3.1 Collateral for n-Link® Modules	
9.3.2 Collateral for WiSeConnect®/Connect-io-n® Modules	
9.4 Packing Information	
10 Revision History	83



# 3 Overview


The RS9113 n-Link®, WiSeConnect® and Connect-io-n® modules are M2M Combo modules based on Silicon Labs' RS9113 ultra-low-power Convergence SoC.

They differ in terms of the features embedded in the module's firmware and their performance. The n-Link® modules are high-performance modules which realize a zero-host architecture for the data path. The necessary MAC and PHY layers are implemented in the device to support WLAN and Bluetooth applications and they interface with 32-bit host processors over SDIO or USB interfaces. The WiSeConnect® and Connect-io-n® modules offer WLAN and Bluetooth protocols along with Wi-Fi Direct™, WPA/WPA2-PSK,WPA/WPA2-Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP) and a feature-rich networking stack embedded in the device, thus providing a fully-integrated solution for embedded wireless applications. These modules can be interfaced to 8/16/32-bit host processors through SPI, UART, USB and USB-CDC interfaces.

All three modules are offered with and without an integrated antenna. The module with the integrated antenna also offers a u.FL connector for connecting an external antenna with an option to select either one of them.

### 3.1 Block Diagram


The following figures are the block diagrams for the modules with and without the integrated antenna.



R\$9113 Module Block Diagram without integrated antenna

#### Figure 1: Block Diagram of RS9113 Module without Integrated Antenna







### 3.2 Product Naming and Variants

The figure below shows the naming convention of the RS9113 Family Modules.




Figure 3: RS9113 Modules' Naming Convention

#### NOTE:

- 1. The possible combinations of 'NBZ' are 'N00' and 'NB0'.
- 2. The modules and the accompanying software/firmware support a maximum of twowireless protocols simultaneously.

For the full list of available module variants, please see the section on Ordering Information.



# 4 Features

The table below lists the features supported by the n-Link®, WiSeConnect® and Connect-io-n® modules.

S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®		
1.	Wireless Protocols	IEEE 802.11a, 802.11b, 802.11g, 802.11n Bluetooth 4.0 (2.1+EDR, LE)				
		Wi-Fi Access Point with support for up to 32 clients	Wi-Fi Access Point with clients and limited			
		Wi-Fi Client				
		Wi-Fi Access Point + Client	NA			
2.	Operational Modes Supported <sup>1</sup>	Wi-Fi Direct™				
		Wi-Fi Client + Bluetooth Classic (EDR v2.1) Wi-Fi Client + Bluetooth Low Energy Wi-Fi Client	Wi-Fi Client			
3.	WLAN Bandwidth	20 and 40 MHz	20 MI	Hz		
4.	WLAN Data Rates	802.11b: 1, 2, 5.5, 11 Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11n: MCS0 to MCS7 with and without Short GI				
5.	WLAN Operating Frequency Range	2412 MHz – 2484 MHz 4910 MHz – 5825 MHz				
6.	WLAN Modulation		K, QPSK, 16-QAM, and 64 b with CCK and DSSS	-QAM		

<sup>1</sup>For other co-existence modes not listed here, contact Silicon Labs Sales for custom offerings.



S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®	
7.	WLAN Transmit Power		17 dBm		
8.	WLAN Receive Sensitivity		-97 dBm		
9.	Bluetooth Data Rates		1, 2, 3 Mbps		
10.	Bluetooth Operating FrequencyRange	2402 MHz - 2480 MHz			
11.	Bluetooth Channel Spacing	BR, EDR – 1 MHz LE – 2 MHz			
12.	Bluetooth Modulation	GFSK, DQPSK, 8DPSK			
13.	Bluetooth Transmit Power	15 dBm (Class-1)			
14.	Bluetooth Receive Sensitivity	-94 dBm			
15.	Deep Sleep Current Consumption	< 10 µA in disconnected state < 30 µA in connected state			
16.	Host Interfaces	SDIO 2.0 USB 2.0/1.1	SPI UART USB 2.0/1.1 USB-CDC		
17.	SDIO Host Interface	Compatible withSDIO standard version 2.0 Maximum clockspeed of 50MHz	NA		
18.	USB Host Interface	Supports 480 Mbps High Speed (HS) mode and 12 Mbps Full Speed (FS) modes.			
19.	SPI Host Interface	NA	Maximum clock speed of 80 Support for SPI Modes 0 (Cl (CPOL=1, CPHA=1)		



S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®
20.	UART Host Interface	NA	38400, 57600, 115 460800, 921600 Support for AT and Configuration and	d Binary Commands for Data Transfer encoding Support for low Control
21.	Software ArchitectureArchitecture for Zero Host Load for Data pathEmbedded Architecture which includes a network related features, including WLA Bluetooth, and a feature-rich TCP/IP state embedded in the module. Option to bypathWireless protocol stacks.			atures, including WLAN, eature-rich TCP/IP stack nodule. Option to bypass and include only the
22.	Wireless Security Features	WPA/WPA2 Personal WPA/WPA2 Enterprise Security WPS (in the Host)	WPA/WPA2- Personal WPA/WPA2 Enterprise <sup>3</sup> : EAP-1 TTLS EAP-PEAP (embedded in the	
23.	Advanced Security Features <sup>4</sup>	PUF Based Security AES 128/256-bit RSA SHA, SHA256 ECDH		

<sup>&</sup>lt;sup>3</sup>Supported only in Wi-Fi Client mode. For Enterprise Security methods not listed here, contact Silicon Labs Sales for custom offerings.

<sup>&</sup>lt;sup>4</sup>These features are not part of the standard firmware. Contact Silicon Labs Sales for details.



S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®		
24.	Application throughputs <sup>5</sup>	Up to 90 Mbps UDPUp to 70 Mbps TCP	Jp to 25 Mbps UDP o 40 Mbps UDP			
25.	Operating Temperature Range	-40°C to +85°C				
26.	Supply Voltages and Options <sup>6</sup>	Option 1: Single 3.0 to 3.6V Supply Option 2 <sup>7</sup> : A 3.0 to 3.6V Supply, a 1.8 to 3.6V Supply and a 1.9 to 3.6V Supply				
27.	WLAN Features	Dynamic selection of data rate depending on the channel statistics. Hardware accelerators for WEP 64/128-bit, TKIP, AES and WPSSupport for WMM Support for AMPDU Aggregation/De-aggregation and AMSDUDe-aggregation Support for IEEE 802.11d/e/I, 802.11j <sup>8</sup> , 802.11w/k/v/r/h <sup>8</sup>				
28.	TCP/IP Features	NA	TCP/IP Stack with IPv4, IPv6HT Static and Dynamic Webpages v HTML Server) DHCP Server/Client for IPv4 and HTTPS Server/ClientICMP SSL 3.0/TLS 1.2 WebsocketsDNS Client IGMP FTP ClientSNTP mDNS Client <sup>9</sup> DNS-SD Client <sup>9</sup> SNMP <sup>9</sup>	with JSONObjects (for		

<sup>&</sup>lt;sup>5</sup>The throughputs mentioned here have been recorded in an ideal environment on an x86 platform overUSB. Throughputs observed in other environments might differ based on the host interface speeds (e.g., SPI/SDIO clock frequency, UART Baud Rate, etc.), host processor capabilities (CPU frequency, RAM, etc.), wireless medium, physical obstacles, distance, etc.

<sup>9</sup>mDNS, DNS-SD and SNMP supported in future software releases.

<sup>&</sup>lt;sup>6</sup>USB Interface needs VBUS level of 5V for detection and enumeration.

<sup>&</sup>lt;sup>7</sup>This option results in lower power consumption overall. Refer to the Module Integration Guide fordetails on the circuit. <sup>8</sup>Except 802.11h, all other features to be supported in future software releases. 802.11h is supported in n-Link<sup>™</sup> only. Contact Silicon Labs Sales for DFS certification for different regulatory domains.



S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®
29.	Bluetooth Features	Supports Low Energy Supports scatternet v role while being visib Proprietary Mode to s Bluetooth security fea Supports low power of selectable sniff interv Adaptive Frequency Channel Quality Driv Channel assessment occupied channels for Proprietary FEC for D	support 15 active secondaries by u atures: Authentication, Pairing and connection states such as hold and /als <sup>13</sup> . Hopping (AFH), Interlaced scannin	andaries <sup>11</sup> . ain role andone secondary using the "reserved" bit <sup>12</sup> . Encryption. d sniffmodes with ug, Quality of Service, ate determination of ng mode <sup>12</sup> .
30.	Bluetooth Profiles/Protocols <sup>13</sup>	All profiles are to be implemented in the Host.	GAP GATT SPP SDP SMP L2CAP RFCOMM iAP1	

<sup>10</sup>Current software releases support one secondary.

<sup>11</sup>WiSeConnect<sup>™</sup> release v1.6.1 onwards supports up to 8 active secondaries and n-Link<sup>™</sup> release v1.2.0 onwards supports up to 3 active secondaries. Support for up to eight secondaries for n-Link<sup>™</sup> to be added in future releases. <sup>12</sup>Supported in future software releases. Two secondary roles can be supported only when LE mode is notenabled. <sup>13</sup>Hold supported in future software releases.



S.No.	Feature	n-Link®	WiSeConnect®	Connect-io-n®
31.	Power Save Modes <sup>14</sup>	Interface is active. Suppor Ultra-Low Power (ULP) M small portion running a tin mode can be through pac	Nodem and RF Transceiver P rted withall host interfaces. ode – Most of the module pow ner. Host interface is inactive. ket or GPIO based handshake d Connect-io-n®) and SDIO (	vered off except for a Entry and exit of sleep e. Supported only in SPI,
32.	Miscellaneous Features	AutomaticFirmware Checksum validation and upgrade at power-up	Wireless Firmware Upgrade	Wireless Configuration

#### Table 1: RS9113 Module Family Features

<sup>&</sup>lt;sup>14</sup>Refer to Technical Reference Manual of n-Link® Modules and Programmer Reference Manual/API User Guide of WiSeConnect® and Connect-io-n® Modules for more details on how to use these modes. Refer to the GPIO section of the Pin Description table to understand the signal requirements for these modes.



# 5 Package Description

The RS9113 Modules are offered in two package variants – one with an integrated antenna (and U.FL connector) and the other without an antenna.


- 5.1 Package Description of Module without Antenna (Package # P6)
- **5.1.1** Mechanical Characteristics

Parameter	Value (L X W X H)	Units
Module Dimensions	14 x 15 x 2.1	mm
Tolerance	±0.2	mm

Table 2: Mechanical Dimensions of Module without Antenna




#### 5.1.2 Package Dimensions





#### 5.1.3 PCB Landing Pattern





# 5.2 Package Description of Module with Antenna (Package # P7)


### 5.2.1 Mechanical Characteristics

ırameter	ilue (L X W X H)	nits
Module Dimensions	27 x 16 x 3.1	mm
Tolerance	±0.2	mm

Table 3: Mechanical Dimensions of Module with Antenna



#### 5.2.2 Package Dimensions



All Dimensions are in mm







Figure 6: Package Dimensions of Module with Antenna



#### 5.2.3 PCB Landing Pattern



#### Figure 7: PCB Landing Pattern of Module with Antenna







Figure 8: Mounting View of Module with Antenna



5.3 Recommended Reflow Profile

Figure 9: Reflow Diagram



**Note**: The profile shown is based on SAC 305 solder (3% silver, 0.5% copper). We recommend the ALPHA OM-338 lead-free solder paste. This profile is provided mainly forguidance. The total dwell time depends on the thermal mass of the assembled board and the sensitivity of the components on it. The recommended belt speed is 50-60 Cm/Min. Afinished module can go through two more reflow processes


### **5.4** Baking Instructions


The RS9113 module packages are moisture-sensitive, and devices must be handled appropriately. After the devices are removed from their vacuum-sealed packs, they should be taken through reflow for board assembly within 168 hours at room conditions or stored at under 10% relative humidity. If these conditions are not met, the devices must be baked before reflow. The recommended baking time is nine hours at 125°C.



# 6 Pinout and Pin Description

6.1 Pinout of Module without Antenna







### 6.2 Pinout of Module with Integrated Antenna




Figure 11: Pinout Diagram of Module with Antenna

## 6.3 Pin Description

This section describes the pins of the two packages of the RS9113 Module family. The information contained here should be used along with the information in the Module Integration Guide.



	Pin Name	Pin # in P6	Pin # in P7	Direction	Description			
Control and RF Interface								
1.	RESET_N	74	51	Input	Active-low asynchronous reset signal. The minimum reset assertion time is 20 ms.			
2.	RF_OUT_2	32		RF In/RF Out	Default Antenna port. Connect to Antenna with a 50 $\Omega$ impedance. Referto Module Integration Guide for details.			
3.	RF_OUT_1	37		RF In/RF Out	Used in the case of Antenna Diversity <sup>1</sup> . If used, connect to Antenna with a 50 $\Omega$ impedance and follow same guidelines as RF_OUT_2 from Module Integration Guide. If unused, leave unconnected.			
		Р	ower and G	round Inter	rface <sup>2</sup>			
4.	VIN_MOD	49	33	Input	3.3 V Digital Power Supply			
5.	ANA33	50	34	Input	1.9 V to 3.6 V Analog Power Supply			
6.	SDIO_VDD_18_3 3	27	19	Input	3.3 V Digital Power Supply			
7.	VBATT	100	52	Input	1.8 V to 3.6 V Digital Power Supply.			
8.	VRF33	52, 53		Input	3.3 V Analog Supply for the RF Transceiver.			
9.	VDD33	59		Input	3.3 V Digital Supply for the RF Transceiver.			
	VOUTLDOP1	92	37	Output	USB Mode: Connect to USB_VDDD. Other Modes: Leave unconnected.			
	VOUTLDOP3	66	40	Output	USB Mode: Connect to USB_VDDP. Other Modes: Leave unconnected.			
	VOUTLDOP1A	63		Output	Connect to BBP_LMAC_VDD_12 through a filter. Refer to the Module Integration Guide for more details.			
	BBP_LMAC_VDD _12	91		Input	Connect to the VOUTLDOP1A pin through a filter. Refer to the Module Integration Guide for more details.			

<sup>1</sup>Supported in future software releases.

<sup>2</sup>Refer to the Module Integration Guide for recommendations on different supplies.



	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
	USB_VDDA	14	43	Input	USB Mode: 3.3 V Analog Supply. Other Modes: Connect to Ground.
	USB_VDDS	23	22	Input	USB Mode: 3.3 V Digital Supply. Other Modes: Connect to Ground.
	USB_VDDP	77	21	Input	USB Mode: Connect to VOUTLDOP3. Other Modes: Connect to Ground.
	USB_VDDD	15	42	Input	USB Mode: Connect to VOUTLDOP1. Other Modes: Connect to Ground.
	GND	34, 35, 36, 38, 42, 43, 44, 45, 47, 48, 51, 57, 67, 85, 86,	$\begin{array}{c} 53,54,55,\\ 56,57,58,\\ 59,60,61,\\ 62,63,64,\\ 65,66,67,\\ 68,69,70,\\ 71,72,73,\\ 74,75,76,\\ 77,78,79\end{array}$	Ground	Common Ground
		SDIO, S	econdary S	PI and USE	3 Interfaces
	SDIO_CLK/SPI_CLK	25	18	Input	SDIO & SPI Modes: Interface clock from Host processor
19.				Input	Other modes: Reserved. Connect to Ground.
	SDIO_CMD/SPI_CS N	24	17	Inout	SDIO Mode: SDIO Interface Command Signal
20.				Input	SPI Mode: Active-low SPI Chip Select Signal
				Input	Other Modes: Reserved. Connect to Ground.
	SDIO_DATA0/SPI _MOSI	78	13	Inout	SDIO Mode: SDIO Interface Data0 Signal
21.				Input	SPI Mode: SPI Main-Out-Secondary-In Signal
				Output	Other Modes: Reserved. Leave unconnected.



S.No	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
	SDIO_DATA1/SPI _MISO	79	14	Inout	SDIO Mode: SDIO Interface DATA1 Signal
22.				Output	SPI Mode: SPI Main-In-Secondary-Out Signal
				Input	Other Modes: Reserved. Connect to Ground.
	SDIO_DATA2/SPI_ INTR	26	16	Inout	SDIO Mode: SDIO Interface DATA2 Signal
23.				Output	SPI Mode: Interrupt Signal to the Host. Active-high level, Active-low level and Open Drain modes are supported. In ULP mode, a pull-up or pull-down resistor of 100 k $\Omega$ might be required depending on whether the signal is configured as Active-low or Active- high. The pull-up/pull-down resistor can be avoided if the Host can mask this interrupt before the module entersULP Sleep mode and unmask it after it exits ULP Sleep mode.
				Input	Other modes: Reserved. Connect to Ground.
	SDIO_DATA3	80	15	Inout	SDIO Mode: SDIO Interface DATA3 Signal
24.				Input	Other Modes: Reserved. Connect to Ground.
25.	USB_VBUS	16	9	Input	USB Mode: 5 V VBUS Signal from USB Connector.
				Input	Other Modes: Leave unconnected.
26.	USB_DN	17	10	Inout	Negative Data Channel from USB Connector.
				Inout	Other Modes: Leave unconnected.
27.	USB_DP	18	11	Inout	Positive Data Channel from USB Connector.
				Inout	Other Modes: Leave unconnected.
	USB_ID	19	12	Inout	ID signal from USB Connector.
28.				Inout	Other Modes: Leave unconnected.



	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
		GP	IO Interface	3	
	GPIO_0	75		Inout	Reserved – connect a 100 k $\Omega$ pull-downresistor.
	GPIO_1	11		Inout	Reserved – connect a 100 k $\Omega$ pull-upresistor.
	GPIO_2/HOST_WAKEUP	10	26	Inout	GPIO Mode: Reserved – leave this pinunconnected.
31.				Output	Host Wakeup Interrupt Mode: This pin is used by firmware to indicate a pending packet to the Host processor. It should be used only if the Host processor is not able to wake up from asleep state using the host interface specific interrupt like SDIO_DATA2/SPI_INTR. A pull up or pull down has to be placed on this pin based on whether the pin is configured as active low or active high interrupt in the Host processor, respectively. This feature can be enabled and configured through API (for WiSeConnect®/Connect-io-n®) and driver settings (for n-Link®).
	GPIO_3	22		Inout	Reserved – connect a 100 k $\Omega$ pull- up resistor if ULP Sleep Mode is used and VINMOD (3.3 V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.
	GPIO_4	12		Inout	Reserved – connect a 100 k $\Omega$ pull- up resistor if ULP Sleep Mode is used and VINMOD (3.3V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.
	GPIO_5	13		Inout	Reserved – connect a 100 k $\Omega$ pull- up resistor if ULP Sleep Mode is used and VINMOD (3.3 V) is not switched off using an external load

<sup>3</sup>All unused GPIOs can be configured by the Host processor (through a software command) as outputs to reduce current consumption.



	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
					switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.
	GPIO_6	76		Inout	Reserved – connect a 100 k $\Omega$ pull-up resistor if ULP Sleep Mode is used and VINMOD (3.3 V) is not switched off using an external load switch and HOST_BB_EN signal – refer to the Module Integration Guide for the circuit details.
	GPIO_7/I2C_SCL	30	23	Inout	GPIO Mode: Reserved – leave this pin unconnected.
36.				Input	I <sup>2</sup> C Mode: I <sup>2</sup> C interface clock signal – connect a 10 kΩ pull-up resistor on this signal as per the I <sup>2</sup> C standard. This feature is supported only when the I <sup>2</sup> S mode is enabled in the n- Link <sup>™</sup> releases v1.5.0 onwards. In WiSeConnect <sup>™</sup> this feature is supported for IAP communication from release 1.6.0 onwards.
	GPIO_8/I2C_SDA	83	29	Inout	GPIO Mode: Reserved – leave this pin unconnected.
37.				Inout	I <sup>2</sup> C Mode: I <sup>2</sup> C interface data signal – connect a 10 kΩ pull-up resistor on this signal as per the I <sup>2</sup> C standard. This feature is supported only when the I <sup>2</sup> S mode is enabled in the n-Link <sup>™</sup> releases v1.5.0 onwards. In WiSeConnect <sup>™</sup> this feature is supported for IAP communication from release 1.6.0 onwards.
	GPIO_9/UART1_RX	7	6	Inout	GPIO Mode: Reserved – leave this pin unconnected.
38.				Input	UART Mode: UART 1 Serial Input. This pin is configured as UART pin if UART isselected as the Host Interface.
39.	GPIO_10/UART1_T X	6	5	Inout	GPIO Mode: Reserved – leave this pin unconnected.
00.				Output	UART Mode: UART 1 Serial Output. Thispin is configured as UART pin if UART is



S.No	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
					selected as the Host Interface.
	GPIO_11/UART1_RT S /I2S_CLK/PCM_CLK	8	7	Inout	GPIO Mode: Reserved – leave this pin unconnected.
40.	//20_02.01 0.102.1			Output	UART Mode: UART 1 Request To Send – connect a 100 k $\Omega$ pull-down resistor if the host is not controlling this signal at all times. This pin is configured as UART pin if UART is selected as the Host Interface.
-10.				Input	I <sup>2</sup> S Mode: I <sup>2</sup> S Clock signal. Supported only in n-Link <sup>™</sup> in Secondary mode from release v1.5.0 onwards.
				Input	PCM Mode: PCM Clock signal. Supported only in n-Link <sup>™</sup> in Secondary mode from release v1.5.0 onwards.
	GPIO_12/UART1_CT	98	41	Inout	GPIO Mode: Reserved – leave this pin unconnected.
41.	/I2S_WS/PCM_FS YNC			Input	UART Mode: UART 1 Clear To Send – connect a 100 k $\Omega$ pull-down resistor if the host is not controlling this signal at all times. This pin is configured as UART pin if UART is selected as the Host Interface.
				Input	I <sup>2</sup> S Mode: I <sup>2</sup> S WS signal. Supportedonly in n-Link™ in Secondary mode from release v1.5.0 onwards.
				Input	PCM Mode: PCM FSYNC signal. Supported only in n-Link™ in Secondary mode from release v1.5.0 onwards.
	GPIO_13/I2S_DIN/P C M_MOSI/DBG_UAR	71	49	Inout	GPIO Mode: Reserved – leave this pin unconnected.
	T _RX			Input	UART Mode: UART 2 (Debug) Serial Input.
42.				Input	I <sup>2</sup> S Mode: I2S Data Input signal. Supported only in n-Link™ in Secondary mode from release v1.5.0 onwards.
				Input	PCM Mode: PCM Main-Out-Secondary-In signal. Supported only in n-Link™ in Secondary mode from release v1.5.0 onwards.



S.No	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
	GPIO_14/I2S_DO UT/ PCM_MISO/DBG_	9	8	Inout	GPIO Mode: Reserved – leave this pin unconnected.
	UA RT_TX			Output	UART Mode: UART 2 (Debug) Serial Output.
43.				Output	I <sup>2</sup> S Mode: I <sup>2</sup> S Data Output signal. Supported only in n-Link™ in Secondary mode from release v1.5.0 onwards.
				Output	PCM Mode: PCM Main-In-Secondary-Out signal. Supported only in n-Link <sup>™</sup> in Secondary mode from release v1.5.0 onwards.
	GPIO_15/BLDR_B PS/LP_WAKEUP	29	24	Inout	GPIO Mode: Reserved – leave this pin unconnected.
44.				Input	BLDR_BPS/LP_WAKEUP – in this mode, the signal has two functionalities – one during the bootloading process and one after the bootloading. During bootloading, this signal is an active- high input to indicate that the bootloader should bypass any inputs from the Host processor and continue to load the default firmware from Flash. After bootloading, this signal is an active-high input to indicate that the module should wakeup from its Low Power (LP) sleep mode. The BLDR_BPS functionality is valid only for WiSeConnect®/Connect-io- n® modules.
45	GPIO_16/LED0	28	25	Inout	GPIO Mode: Reserved – leave this pin unconnected.
45.				Output	LED Mode: Control signal for an external LED.
	GPIO_17/WLAN_AC T IVE	84	28	Inout	GPIO Mode: Reserved – leave this pin unconnected.
46.				Output	Bluetooth Coexistence Mode: Active- high signal to indicate to an external Bluetooth IC that WLAN transmission is active. Not supported in the current firmware.



S.No	Pin Name	Pin # in P6	Pin # in P7	Direction	Description
	GPIO_18/BT_PRIO RIT Y	82	30	Inout	GPIO Mode: Reserved – leave this pin unconnected.
47.				Input	Bluetooth Coexistence Mode: Active-high signal used to indicate to the module that Bluetooth transmissions are higher priority. Not supported in the current firmware.
	GPIO_19/BT_ACTIV E	21	32	Inout	GPIO Mode: Reserved – leave this pin unconnected.
48.				Input	Bluetooth Coexistence Mode: Active- high signal used to indicate to the module that an external Bluetooth IC istransmitting. Not supported in the current firmware.
	GPIO_21/PS_SLP_0	81	31	Inout	GPIO Mode: Reserved – leave this pin unconnected.
49.				Output	Power Save Mode: This signal is used to indicate to the Host processor when the module enters (logic low) and exits (logic high) the LP and ULP Sleep modes when the GPIO Handshake mode is enabled. For ULP mode, connect a 100 k $\Omega$ pull-down resistor. For ULP mode, the ULP_GPIO_1 signal, if available in the package, may be used instead of GPIO_21 for the same purpose but without the need for the pull-down resistor.
	ULP_GPIO_0/ULP _WAKEUP	3	2	Inout	GPIO Mode: Reserved – leave this pin unconnected.
50.				Input	Power Save Mode: Active-high input to indicate that the module should exit itsUltra low power sleep mode – connect a 100 k $\Omega$ pull-down resistor if the host is not controlling this signal at all times.
	ULP_GPIO_1/PS_S LP _1	68		Inout	GPIO Mode: Reserved – leave this pin unconnected.
51.				Output	Power Save Mode: This signal is used to indicate to the Host processor when the module enters (logic low) and exits (logic high) the ULP Sleep mode. The GPIO_21 signal may be used for the



Pin Name	Pin # in P6	Pin # in P7	Direction	Description
				same purpose in case the package does not have the ULP_GPIO_1 signal available – GPIO_21 will need a pull- down resistor.
ULP_GPIO_2	99		Inout	Reserved – leave this pin unconnected.
ULP_ANAGPI	73	50	Input	Reserved – leave this pin unconnected.
		Host Sele	ction Interf	ace <sup>4</sup>
HOST_SEL_0	60	36	Inout	SDIO Mode: Leave unconnected.
				SPI Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
				USB Mode: Leave unconnected.
				USB-CDC Mode: Leave unconnected.
				UART Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
HOST_SEL_1	55	35	Inout	SDIO Mode: Leave unconnected.SPI
				Mode: Leave unconnected.
				USB Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
				USB-CDC Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
				UART Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
BOOTMODE_0	40	20	Inout	SDIO Mode: Leave unconnected.SPI
				Mode: Leave unconnected.
				USB Mode: Connect a 4.7 k $\Omega$ pull-down resistor.
				USB-CDC Mode: Leave unconnected.
				UART Mode: Leave unconnected.
	I	Miscellar	neous Sign	als
HOST_BB_EN	94	39	Output	Control signal used to indicate the entry (logic low) and exit (logic high) of the module into ULP mode. May be

<sup>4</sup>These are bootstrap signals and should not be actively driven to logic high or logic low by an external source. They should either be left unconnected or pulled down with a 4.7 k $\Omega$  resistor as per their descriptions.



Pin Name	Pin # in P6	Pin # in P7	Direction	Description
				used to control an external Load Switchand/or DC-DC for switching off the 3.3 Vsupplies (other than VBATT) and reduce current consumption in ULP Mode. Refer to the Module Integration Guide for more details.
JP0	69	47	Input	Reserved – connect a 4.7 k $\Omega$ pull-down resistor.
JP1	70	48	Input	Reserved – connect a 4.7 k $\Omega$ pull-down resistor.
JP2	96	45	Input	Reserved – connect a 4.7 k $\Omega$ pull-down resistor.
JNC	97	46	Output	Reserved – leave this pin unconnected.
AUX_DAC_OUT	93	38	Output	Reserved – leave unconnected.
AUX_ADC_IN0	65	44	Input	Reserved – leave unconnected.
BOOTLOAD_EN	41	27	Inout	Reserved – leave unconnected.
XTAL_32KHZ_N	5	4	Input	Reserved – leave unconnected.
XTAL_32Khz_P	4	3	Input	Reserved – leave unconnected.
EXT_PA_ON	64		Output	Reserved – leave unconnected.
WURX	2	1	Input	Reserved – leave unconnected.
PDN	58		Input	Reserved – connect to 100 k $\Omega$ pull-down resistor.
NC	31, 39,46, 54, 56, 61, 62, 72, 89, 95		NC (No Connect)	Leave unconnected.

Table 4: Pin Descriptions



# 7 Specifications

### 7.1 Absolute Maximum Ratings

Absolute maximum ratings in the table given below are the values beyond which the device could be damaged. Functional operation at these conditions or beyond these conditions is not guaranteed.

Parameter	Symbol	Value	Units
Input digital supply voltages	VIN_MOD, SDIO_VDD_18_33	3.6	V
USB VBUS voltage	USB_VBUS	5.25	V
Input analog supply voltage	ANA33	3.6	V
Input analog voltage for USB	USB_VDDA	3.6	V
Input digital voltage for USB	USB_VDDS	3.6	V
Input analog supply voltage for RF	VRF33	3.6	V
Input digital supply voltage for RF	VDD33	3.6	V
Input digital supply voltage for ultra-low powerdeep sleep related sections	VBATT	3.6	V
RF Input Level	RF_OUT_1, RF_OUT_2	10	dBm
Storage temperature	T <sub>store</sub>	-65 to 150	°C
Operating temperature range	T <sub>op</sub>	-40 to 85	°C
Electrostatic discharge tolerance (HBM)	ESDнвм	2000 <sup>1</sup>	V
Electrostatic discharge tolerance (CDM)	ESD <sub>CDM</sub>	500	V
Electrostatic discharge tolerance (MM)	ESDMM	60	V
Maximum Current consumption in TX mode	I <sub>max</sub>	500	mA

**Table 5: Absolute Maximum Ratings** 

 $<sup>^{1}</sup>$  ESD Tolerance for HBM is 2000 V for all pins except WURX. For WURX the tolerance is 1500 V



# 7.2 Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Input digital supply voltages	VIN_MOD, SDIO_VDD_18_33	3.0	3.3	3.6	V
Input analog supply voltage	ANA33	1.9	3.3	3.6	V
Input analog voltage for USB	USB_VDDA	3.0	3.3	3.6	V
Input digital voltage for USB	USB_VDDS	3.0	3.3	3.6	V
Input analog supply voltagefor RF	VRF33	3.0	3.3	3.6	V
Input digital supply voltagefor RF	VDD33	3.0	3.3	3.6	V
Input digital supply voltagefor ultra-low power deep sleep related sections	VBATT	1.8	3.3	3.6	V
Ambient Temperature	Ta	-40	25	85	°C

**Table 6: Recommended Operating Conditions** 

### 7.3 Reliability Qualification

The modules have been stress-tested for High Temperature Operating Life as per the JEDEC standard JESD22-A108D. The following are the details of the tests.

Parameters	Values/Details
Ambient Temperature	110°C
Junction Temperature	125°C
Supply Voltage	3.6V
Operational mode	Regular Ping with no power save modes activated.
Stress Duration	1000 hours
Number of Modules Tested	3 lots of 80 modules each
Intervals at which modules were removed from Temperature chamberfor testing	168, 360, 720 and 1000 hours
Duration of the Tests (duration for which modules were kept outside the chamber)	12 to 13 hours



Parameters	Values/Details
Testing performed at each interval	<ol> <li>Receive Sensitivity in Channels 1 and 11 for 1Mbps, 6 Mbps and 54 Mbps data rates</li> </ol>
	<ol> <li>Transmit power level and EVM in Channels 1 and 11 for 1 Mbps, 6 Mbps and 54 Mbps data rates</li> </ol>
	<ol> <li>Peak current consumption in Transmit and Receive modes</li> </ol>
Number of failed modules	Zero

# Table 7: HTOL Based Stress Testing

The stress testing as per the JEDEC JESD22-A108D standard enables us to predict the operating life of the modules from the acceleration factor calculated using the Arrhenius equation as per JEDEC JEP122G. The Arrhenius equation is as follows:

 $A_{T} = \lambda_{T1}/\lambda_{T2} = exp[(-E_{aa}/k)(1/T_1 - 1/T_2)]$ 

Where:2

 $A_{\rm T}$  = Acceleration Factor

 $E_{aa}$  = Apparent activation energy (eV). 0.75eV is a conservative industry standard

 $k = Boltzmann's constant (8.62 x 10^{-5} eV/K)$ 

 $T_1$  = Temperature at use, in Kelvin

 $T_2$  = Temperature at stress, in Kelvin

Using the data from the HTOL Based Stress Testing and assuming a junction temperature of  $55^{\circ}$ C for a use case scenario, we can safely assume an operating life of >9 years. The junction temperature for the module's ICs is usually 15 to  $20^{\circ}$ C more than the ambient temperature.

# 7.4 DC Characteristics – Digital I/O Signals

Parameter	Min.	Тур.	Max.	Units
Input high voltage	2	-	3.6	V
Input low voltage	-0.3	-	0.8	V
Output low voltage	-	-	0.4	V
Output high voltage	2.4	-	-	V
Input leakage current (at 3.3V or 0V)	-	-	±10	μA
Tristate output leakage current (at 3.3V or 0V	-	-	±10	μA

#### Table 8: Input/Output DC Characteristics

<sup>&</sup>lt;sup>2</sup>Refer to the JEDEC JEP122G standard for more details on each parameter of the equation



# 7.5 AC Characteristics

#### 7.5.1 SDIO Interface

7.5.1.1 Full Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
SDIO Clock Period	T <sub>sdio</sub>	40	-	-	ns
SDIO Data Input Setup Time	Ts	5	-	-	ns
SDIO Data Input Hold Time	Th	5	-	-	ns
SDIO Data Output – Clock-to- Output- Valid time during datatransfer	T <sub>odd</sub>	0	-	14	ns
SDIO Data Output – Clock-to-Output- Valid time during identification	T <sub>odi</sub>	0	-	50	ns
Output Load		0	-	40	pF

Table 9: AC Characteristics – SDIO Full Speed Mode (as per SDIO v2.0 Protocol)

Parameter	Symbol	Min.	Тур.	Max.	Units
SDIO Clock Period	T <sub>sdio</sub>	40	-	-	ns
SDIO Data Input Setup Time	Ts	4	-	-	ns
SDIO Data Input Hold Time	Th	1	-	-	ns
SDIO Data Output – Clock-to- Output- Valid time during datatransfer	T <sub>odd</sub>	0	-	12	ns
SDIO Data Output – Clock-to-Output- Valid time during identification	T <sub>odi</sub>	0	-	50	ns
Output Load		0	-	40	pF

Table 10: AC Characteristics – SDIO Full Speed Mode (on Silicon)






Figure 12: SDIO Interface Timings – Full Speed Mode

7.5.1.2 High Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
SDIO Clock Period	T <sub>sdio</sub>	20	-	-	ns
SDIO Data Input Setup Time	Ts	6	-	-	ns
SDIO Data Input Hold Time	Th	2	-	-	ns
SDIO Data Output – Clock-to- Output-Valid time	T <sub>od</sub>	-	-	14	ns
Output Load		0	-	40	pF


Table 11: AC Characteristics – SDIO High Speed Mode (as per SDIO v2.0 Protocol)

Parameter	Symbol	Min.	Тур.	Max.	Units
SDIO Clock Period	T <sub>sdio</sub>	20	-	-	ns
SDIO Data Input Setup Time	Ts	4	-	-	ns
SDIO Data Input Hold Time	Th	1	-	-	ns
SDIO Data Output – Clock-to- Output-Valid time	T <sub>od</sub>	-	-	12	ns
Output Load		0	-	40	pF

Table 12: AC Characteristics – SDIO High Speed Mode (on Silicon)

sdio





# Figure 13: SDIO Interface Timings – High Speed Mode

# 7.5.2 SPI Secondary (Host SPI) Interface

#### 7.5.2.1 Low Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
SPI Clock Period	T <sub>spi</sub>	40	-	-	ns
SPI_CSN to Output Valid time	T <sub>cs</sub>	-	-	7.5	ns
SPI_CSN Setup Time	T <sub>cst</sub>	5	-	-	ns
SPI_MOSI Setup Time	$T_{sd}$	1.5	-	-	ns
SPI_MOSI Hold Time	T <sub>hd</sub>	1	-	-	ns
SPI_MISO Clock-to-Output-Valid time	T <sub>od</sub>	-	-	10	ns

 Table 13: AC Characteristics – Secondary SPI Low Speed Mode






Figure 14: Secondary SPI Interface Timings – Low Speed Mode

## 7.5.2.2 High Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
SPI Clock Period	T <sub>spi</sub>	12.5	-	-	ns
SPI_CSN to Output Valid time	T <sub>cs</sub>	-	-	7.5	ns
SPI_CSN Setup Time	T <sub>cst</sub>	5	-	-	ns
SPI_MOSI Setup Time	$T_{sd}$	1	-	-	ns
SPI_MOSI Hold Time	T <sub>hd</sub>	1	-	-	ns
SPI_MISO Clock-to-Output-Validtime	T <sub>od</sub>	2.5	-	8.75	ns
Output Load		0	-	10	pF

Table 14: AC Characteristics – Secondary SPI High Speed Mode






Figure 15: Secondary SPI Interface Timings – High Speed Mode

# 7.5.3 I<sup>2</sup>C Interface

7.5.3.1 Fast Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
I2C_SCL Period	T <sub>i2c</sub>	2.5	-	10	μs
I2C_SCL Low Period	T <sub>low</sub>	1.3	-	-	μs
I2C_SCL High Period	T <sub>high</sub>	0.6	-	-	μs
Start Condition, Setup time	T <sub>sstart</sub>	0.6	-	-	μs
Start Condition, Hold time	T <sub>hstart</sub>	0.6	-	-	μs
I2C_SDA, Setup Time	T <sub>sd</sub>	100	-	-	μs
Stop Condition, Setup time	T <sub>sstop</sub>	0.6	-	-	μs
Output Load		0		10	pF

Table 15: AC Characteristics – I<sup>2</sup>C Fast Speed Mode






Figure 16: Interface Timings – I<sup>2</sup>C Fast Speed Mode

# 7.5.3.2 High Speed Mode

Parameter	Symbol	Min.	Тур.	Max.	Units
I2C_SCL Period	T <sub>i2c</sub>	0.3	-	2.5	μs
I2C_SCL Low Period	T <sub>low</sub>	160	-	-	ns
I2C_SCL High Period	T <sub>high</sub>	60	-	-	ns
Start Condition, Setup time	T <sub>sstart</sub>	160	-	-	ns
Start Condition, Hold time	T <sub>hstart</sub>	160	-	-	ns
I2C_SDA, Setup Time	T <sub>sd</sub>	10	-	-	ns
I2C_SDA, Hold Time	T <sub>hd</sub>	0	-	70	ns
Stop Condition, Setup time	T <sub>sstop</sub>	160	-	-	ns
Output Load		0		10	pF

Table 16: AC Characteristics – I<sup>2</sup>C High Speed Mode




Figure 17: Interface Timings – I<sup>2</sup>C High Speed Mode



7.5.4 I2S and PCM Interfaces

Parameter	Symbol	Min.	Тур.	Max.	Units
I2S_CLK/PCM_CLK Period	T <sub>i2spcm</sub>	30	-	-	ns
I2S_CLK/PCM_CLK Low Period	T <sub>low</sub>	13	-	-	ns
I2S_CLK/PCM_CLK High Period	T <sub>high</sub>	13	-	-	ns
I2S_DOUT/PCM_MISO Setup Time	T <sub>os</sub>	18	-	-	ns
I2S_DOUT/PCM_MISO Hold Time	T <sub>oh</sub>	3	-	-	ns
I2S_DIN/I2S_WS/PCM_MOSI/PCM_FSYNC Setup Time	T <sub>is</sub>	10	-	-	ns
I2S_DIN/I2S_WS/PCM_MOSI/PCM_FSYNC Hold Time	T <sub>ih</sub>	3	-	-	ns
Output Load		0		20	pF

# Table 17: AC Characteristics – I<sup>2</sup>S and PCM





Figure 18: Interface Timings – I<sup>2</sup>S





#### Figure 19: Interface Timings – PCM

NOTE: The PCM interface supports two modes – one where the MS bit of the frame is transmitted at the same rising clock edge as the FSYNC signal and the second where the MSbit is transmitted one clock cycle after the FSYNC signal is asserted. This is programmable and depicted in the above timing diagram as Option 1 and Option 2.

# 7.5.5 USB Interface

#### 7.5.5.1 Timing Characteristics

Parameter	Conditions	Min.	Тур.	Max.	Units
t <sub>rise</sub>	1.5 Mbps	75	-	300	ns
	12 Mbps	4	-	20	
	480 Mbps	0.5	-	-	
t <sub>fall</sub>	1.5 Mbps	75	-	300	ns
	12 Mbps	4	-	20	
	480 Mbps	0.5	-	-	
Jitter	1.5 Mbps	-	-	10	ns
	12 Mbps	-	-	1	
	480 Mbps	-	-	0.2	

#### Table 18: Timing Characteristics for USB Interface

#### 7.5.5.2 Electrical Characteristics



Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>cm</sub> DC (DC level	HS Mode	-0.05	-	0.5	V
measuredat receiver connector)	LS/FS Mode	0.8	-	2.5	
Crossover Voltages	LS Mode	1.3	-	2	V
	FS Mode	1.3	-	2	
Power supply ripple noise(Analog 3.3V)	< 160 MHz	-50	-	50	mV

# Table 19: Electrical Characteristics for USB Interface


## 7.5.5.3 Voltage Thresholds

Parameter	Min.	Тур.	Max.	Units
A-Device Session Valid	0.8	1.4	2.0	V
B-Device Session Valid	0.8	1.4	4.0	V
B-Device Session End	0.2	0.45	0.8	V

# 7.5.6 Table 20: Input/Output DC Characteristics

# 7.5.7 Reset Timing

The figure below shows the requirement for the Reset assertion time during power up and during module operation.



# Figure 20: Reset Timing

# 7.6 Performance Specifications



7.6.1 WLAN Performance Specifications

All measurements are at antenna (cable loss is compensated).



7.6.2 WLAN 2.4 GHz Receiver Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units
Sensitivity for	1 Mbps DSSS		-97.0		dBm
Sensitivity for 20MHz Bandwidth <sup>1</sup> Sensitivity for 40MHz Bandwidth	2 Mbps DSSS		-92.0		dBm
	5.5 Mbps CCK		-89.5		dBm
	11 Mbps CCK		-88.0		dBm
	6 Mbps OFDM		-93.0		dBm
	9 Mbps OFDM		-91.5		dBm
	12 Mbps OFDM		-90.5		dBm
	18 Mbps OFDM		-88.5		dBm
	24 Mbps OFDM		-85.5		dBm
	36 Mbps OFDM		-82.0		dBm
	48 Mbps OFDM		-78.0		dBm
	54 Mbps OFDM		-76.0		dBm
	MCS0 Mixed Mode		-91.5		dBm
	MCS1 Mixed Mode		-89.5		dBm
	MCS2 Mixed Mode		-87.0		dBm
	MCS3 Mixed Mode		-84.5		dBm
	MCS4 Mixed Mode		-81.0		dBm
	MCS5 Mixed Mode		-76.5		dBm
	MCS6 Mixed Mode		-74.5		dBm
	MCS7 Mixed Mode		-73.0		dBm
Sensitivity for	MCS0 Mixed Mode		-88.0		dBm
401VIHZ Bandwidth	MCS7 Mixed Mode		-97.0         -92.0         -89.5         -89.5         -88.0         -93.0         -91.5         -90.5         -88.5         -88.5         -88.5         -85.5         -76.0         -91.5         -89.5         -89.5         -89.5         -89.5         -81.0         -76.5         -74.5         -73.0	dBm	
Maximum Input Level	1 Mbps DSSS		-4		dBm
TOPPER DEIOW 10%	11 Mbps CCK	-97.0         -92.0         -89.5         -89.5         -88.0         -93.0         -91.5         -90.5         -88.5         -88.5         -88.5         -88.5         -88.5         -88.5         -90.5         -90.5         -91.5         -90.5         -90.5         -90.5         -91.5         -90.5         -88.5         -88.5         -90.5         -88.5         -88.5         -88.5         -88.0         -89.5         -91.5         -91.5         -91.5         -90e         -89.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5         -91.5     <	dBm		

<sup>1</sup>All Sensitivity numbers are at < 10% PER limit. Packet sizes are 1024 bytes for 802.11 b/g data rates and 4096 bytes for 802.11n data rates. The sensitivities mentioned in the table for 2.4GHz band are for the single-band module. The sensitivities for 2.4GHz band for the dual-band module will be 1.5 dB less.



Parameter	Condition	Min.	Тур.	Max.	Units
	54 Mbps OFDM		-16		dBm
	MCS0 Mixed Mode	e	-15		dBm
Adjacent Channel	1 Mbps DSSS		35		dB
Rejection <sup>2</sup>	11 Mbps CCK		32		dB
	6 Mbps OFDM	32			dB
	54 Mbps OFDM	18			dB
PER Floor				0.1	%
RSSI Accuracy			±1	±3	dB

#### 7.6.2.1 WLAN 2.4 GHz Transmitter Characteristics<sup>3</sup>

Parameter	Condition	Min.	Тур.	Max.	Units
Transmit Power for 20MHzBandwidth,	1 Mbps DSSS		17		dBm
compliant with IEEE mask and EVM	2 Mbps DSSS		17		dBm
	5.5 Mbps CCK		17		dBm
	11 Mbps CCK		17		dBm
	6 Mbps OFDM		17		dBm
	9 Mbps OFDM		17		dBm
	12 Mbps OFDM		17		dBm
	18 Mbps OFDM		17		dBm
	24 Mbps OFDM		17		dBm
	36 Mbps OFDM		17		dBm
	48 Mbps OFDM		16		dBm
	54 Mbps OFDM		15		dBm
	MCS0 Mixed Mode		16		dBm

<sup>2</sup>Sensitivity level +3 dBm is used.

<sup>3</sup>The transmit powers are valid when the module is operating in the Worldwide mode. The transmit power across channels is modified to comply with the region wise regulatory specifications. Module-to-module variation is up to 2 dBm.



Parameter	Condition	Min.	Тур.	Max.	Units
	MCS1 Mixed Mode		16		dBm
	MCS2 Mixed Mode		16		dBm
	MCS3 Mixed Mode		16		dBm
	MCS4 Mixed Mode		16		dBm
	MCS5 Mixed Mode		16		dBm
	MCS6 Mixed Mode		15		dBm
	MCS7 Mixed Mode		13		dBm
Transmit Power for 40MHzBandwidth,	MCS0 Mixed Mode		13		dBm
compliant withIEEE mask and EVM	MCS7 Mixed Mode		9		dBm

Table 22: WLAN 2.4 GHz Transmitter Characteristics

## 7.6.2.2 WLAN 5 GHz Receiver Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units
Sensitivity for	6 Mbps OFDM		-90.0		dBm
20MHzBandwidth	9 Mbps OFDM		-89.0		dBm
	12 Mbps OFDM		-88.5		dBm
	18 Mbps OFDM		-86.5		dBm
	24 Mbps OFDM		-83.5		dBm
	36 Mbps OFDM		-80.0		dBm
	48 Mbps OFDM		-76.0		dBm
	54 Mbps OFDM		-74.0		dBm
	MCS0 Mixed Mode		-89.5		dBm
	MCS1 Mixed Mode		-88.0		dBm
	MCS2 Mixed Mode		-85.5		dBm
	MCS3 Mixed Mode		-82.5		dBm
	MCS4 Mixed Mode		-79.0		dBm
	MCS5 Mixed Mode		-74.5		dBm
	MCS6 Mixed Mode		-73.0		dBm



Parameter	Condition	Min.	Тур.	Max.	Units
	MCS7 Mixed Mode		-71.0		dBm
Sensitivity for 40MHzbandwidth	MCS0 Mixed Mode		-85.5		dBm
	MCS7 Mixed Mode		-67.0		dBm
Maximum Input Level	54 Mbps OFDM		-15		dBm
	MCS0 Mixed Mode		-15		dBm
Adjacent Channel Rejection	6 Mbps OFDM		32		dB
	54 Mbps OFDM		18		dB
PER Floor			0.1		%
RSSI Accuracy			±1	±3	dB

# 7.6.2.3 WLAN 5 GHz Transmitter Characteristics<sup>4</sup>

Parameter	Condition	Min.	Тур.	Max.	Units
Transmit Power for 20MHzBandwidth,	6 Mbps OFDM		10		dBm
compliant with IEEE mask and EVM	9 Mbps OFDM		10		dBm
	12 Mbps OFDM		10		dBm
	18 Mbps OFDM		10		dBm
	24 Mbps OFDM		10		dBm
	36 Mbps OFDM		10		dBm
	48 Mbps OFDM		9		dBm
	54 Mbps OFDM		8		dBm
	MCS0 Mixed Mode		9		dBm
	MCS1 Mixed Mode		9		dBm
	MCS2 Mixed Mode		9		dBm
	MCS3 Mixed Mode		9		dBm
	MCS4 Mixed Mode		9		dBm

<sup>4</sup>The transmit powers are valid when the module is operating in the worldwide mode. The transmitpower across bands and channels is modified to comply with region wise regulatory specifications. Module-to-module variation is up to 2dBm.



Parameter	Condition	Min.	Тур.	Max.	Units
	MCS5 Mixed Mode		9		dBm
	MCS6 Mixed Mode		8		dBm
	MCS7 Mixed Mode		7		dBm
Transmit Power for 40 MHzBandwidth,	MCS0 Mixed Mode		8		dBm
compliant withIEEE mask and EVM	MCS7 Mixed Mode		4		dBm

Table 24: WLAN 5 GHz Transmitter Characteristics

# 7.6.3 Bluetooth Performance Specifications

7.6.3.1 Bluetooth Receiver Characteristics

Parameter	Condition	Min.	Тур.	Max.	Units
Sensitivity <sup>5</sup>	BR (1 Mbps) <sup>6</sup> , 339 bytes,DH5 Packet				dBm
	EDR2 (2 Mbps) <sup>7</sup> , 679 bytes, 2-DH5 Packet		-92.0		dBm
	EDR3 (3 Mbps) <sup>8</sup> , 1020 bytes, 3-DH5 Packet		-84.0		dBm
	LE (1 Mbps), 37 bytes,Advertising Channel		-93		dBm
Maximum InputLevel	BR, EDR2, EDR3		-20		dBm
	LE		-8		dBm
BER Floor				1e-4	%
C/I Performance	BR, co-channel		5		dB
	BR, adjacent +1 MHz		-4		dB
	BR, adjacent -1 MHz		-7		dB
	BR, adjacent +2 MHz		-31		dB
	BR, adjacent -2 MHz		-25		dB

<sup>5</sup>The sensitivities mentioned are for the single-band modules. The sensitivities for dual-band modules willbe 1.5 dB less.  $^{6}$ BER = 0.10%

 $^{7}BER = 0.01\%$ 



Parameter	Condition	Min.	Тур.	Max.	Units
	(image)				
	BR, adjacent >= ±3  MHz		-41		dB
	EDR2, co-channel		10		dB
	EDR2, adjacent +1 MHz		-6		dB
	EDR2, adjacent -1 MHz		-4.5		dB
	EDR2, adjacent +2 MHz		-32		dB
	EDR2, adjacent -2 MHz(image)		-23		dB
	EDR2, adjacent >= ±3 MHz		-42		dB
	EDR3, co-channel		19		dB
	EDR3, adjacent +1 MHz		3		dB
	EDR3, adjacent -1 MHz		4		dB
	EDR3, adjacent +2 MHz		-26		dB
	EDR3, adjacent -2 MHz(image)		-16		dB
	EDR3, adjacent >= ±3 MHz		-37		dB
	LE, co-channel		21		dB
	LE, adjacent +1 MHz		15		dB
	LE, adjacent -1 MHz		15		dB
	LE, adjacent +2 MHz		-17		dB
	LE, adjacent -2 MHz		-17		dB
	LE, adjacent >= ±3  MHz		-27		dB

# **Table 25: Bluetooth Receiver Characteristics**

7.6.3.2 Bluetooth Transmitter Characteristics<sup>9</sup>

 $^{9}$ A variation of +/- 2 dBm is expected across modules.



Parameter	Condition	Min.	Тур.	Max.	Units
Transmit Power	BR, EDR		15		dBm
	LE		10		dBm
Power Control Step	BR, EDR		1		dB
Adjacent ChannelPower  M-N  = 1	EDR		-30		dB
Adjacent	BR		-24		dB
ChannelPower	EDR		-25		dB
M-N  = 2	LE		-22		dB
Adjacent	BR		-42		dB
ChannelPower	EDR		-45		dB
M-N  > 2	LE		-40		dB

Table 26: Bluetooth	<b>Transmitter</b>	Characteristics
---------------------	--------------------	-----------------

# 7.7 Current Consumption

The power save modes of the RS9113 modules are used by the n-Link® and WiSeConnect®/Connect-io-n® software to achieve low power in different application profiles. Refer to the n-Link® and WiSeConnect®/Connect-io-n® Software programmingdocuments for details on configuring the module for different power save modes.

The sections below give details of the current consumption and transition times<sup>1</sup> for different states of the module under typical and ideal conditions. The numbers have been measured with the n-Link® software release version 1.4.0 and WiSeConnect®/Connect-io-n®software release version 1.5.0. All power save profiles are based on the Deep Sleep/Ultra-Low Power (ULP) mode.

All current consumption numbers mentioned in this section are at a voltage of 3.3 V and include the current consumption of the whole module (including the internal Flash). The ANA33 Power Supply pin can be fed 3.3V or 1.9 V. Refer to the Module Integration Guide for details on these options. The power numbers listed below are valid if the circuit recommended in MIG is followed for ANA33 pin.

Unless otherwise mentioned the current consumption numbers in power save modes are with GPIO-based handshake with the host processor.

# 7.7.1 n-Link® Specifications

#### 7.7.1.1 Sleep Modes and Transition Times

Parameter/Conditions	Value	Units
Current Consumption in Deep Sleep State (without RAM retained)	12	μA
Current Consumption in Deep Sleep State (with RAM retained)	25	μA
Energy Consumption for Deep Sleep State (with RAM retained) to Listen State Transition <sup>2</sup>	365	μJ
Time from Deep Sleep State (with RAM retained) to Listen State	4.24	ms



Time from Listen State to Deep Sleep State (with RAM retained)	1.52	ms

#### Table 28: Sleep Modes and Transition Times Parameters for n-Link®

#### 7.7.1.2 WLAN Standby Associated Mode Current Consumption

In Standby Associated mode, the module wakes up periodically to maintain the WLAN connection with the Access Point with no data transfer. The numbers mentioned might varydepending on the Access Point. The Access Point used for the numbers mentioned in this section is the Netgear WNDR4300 configured to have a beacon interval of 200ms and a DTIM of 2.

The module uses either GPIO-based or Packet-based handshake with the Host processor to enable low-power mode transition interaction between them. Packet-based handshake mode is provided to enable this interaction over standard interfaces like SDIO/USB with no access to other GPIOs on the Host processor.

<sup>&</sup>lt;sup>1</sup>Time durations related to connection setup are dependent on Access Point and Server

<sup>&</sup>lt;sup>2</sup>Listen State refers to the state of the module where there is no Transmit or Receive activity and the module is monitoring the medium for packets.



Sleep Interval (ms)	GPIO/Packet Based Handshake	Band (2.4 GHz/5 GHz)	Average Currentwith ANA33 = 3.3V (μΑ)	Average Currentwith ANA33 = 1.9V (μΑ)
600	GPIO	2.4	715	700
1000	GPIO	2.4	498	440
2000	GPIO	2.4	280	255
600	Packet	2.4	720	710
1000	Packet	2.4	510	494
2000	Packet	2.4	286	279
600	GPIO	5	482	450
1000	GPIO	5	308	302
2000	GPIO	5	197	190
600	Packet	5	530	530
1000	Packet	5	386	369
2000	Packet	5	231	211

# Table 29: WLAN Standby Associated Mode Current Consumption for n-Link®

#### 7.7.1.3 Current Consumption during WLAN Data Transfer

The table below lists the current consumption of the module during WLAN data transfer fordifferent data types (UDP/TCP) and directions (Transmit/Receive) for multiple throughputs with the Module in Power-save mode with DTIM Interval of 600ms. The throughputs mentioned here are the inputs to the open-source iperf tool (<u>https://iperf.fr/</u>). For applications needing sustained throughputs higher than 10Mbps, it is recommended to use traffic-based power save profile or exit the power save mode.

For achieving highest possible throughputs with least power, it is recommended that the application should aggregate packets as much as possible. For example, an application that generates 64 bytes every 10ms would achieve lower power if the packet sent over the Wireless/IP network were formed by aggregating the application data generated over 100ms or, even better, over 1 second. There is a tradeoff between energy efficiency and theend-to-end latency/QoS and the number of packets/duration for which the application aggregates data before transferring over Wi-Fi needs to be carefully chosen for each application.

For example, in the table below it is seen that the current consumption for UDP Receive is higher than for other modes at same throughput because the Netgear WNDR3700v4 AccessPoint (used for measuring all current consumption values) does not aggregate UDP packets at those throughputs while the RS9113 module achieves relatively lower current consumption for UDP Transmit by aggregating packets.



Throughp	UDP/TCP,	2.4GHz Band		5GHz Band		
ut(Mbps)	Transmit (Tx) / Receive (Rx)	Average Current with ANA33=3.3 V(mA)	Average Current with ANA33=1.9 V(mA)	Average Current with ANA33=3.3 V(mA)	Average Current with ANA33=1.9 V(mA)	
0.1	UDP Tx	4.02	3.52	3.08	1.87	
0.5	UDP Tx	6.12	5.37	5.6	4.25	
1	UDP Tx	9.06	8.27	8.26	7.08	
5	UDP Tx	31.47	28.3	33	29	
10	UDP Tx	57.01	53.31	62	54	
20	UDP Tx	105.45	99.47	117.4	103	
0.1	UDP Rx	4.75	4.30	4.01	3.38	
0.5	UDP Rx	10.14	8.44	9.41	8	
1	UDP Rx	15.5	13.4	16.23	14.07	
5	UDP Rx	54.2	46.5	58.3	50.82	
10	UDP Rx	92.07	79.63	107.9	93.7	
20	UDP Rx	195.7	176.50	215.3	161	
0.1	TCP Tx	10.12	5.5	4.65	4.5	
0.5	TCP Tx	16.24	9.17	8.45	7.97	
1	TCP Tx	16.8	14.48	15.16	14.21	
5	TCP Tx	52.9	47.17	58.73	54.42	
10	ТСР Тх	121.06	117.87	124.48	107.02	
20	ТСР Тх	207.70	203.56	221.98	209.06	
0.1	TCP Rx	10.1	9.5	4.10	3.3	
0.5	TCP Rx	10.5	9.54	9.6	8.5	
1	TCP Rx	16.28	15.63	17.14	15.7	
5	TCP Rx	67.2	64.03	72.65	62.48	
10	TCP Rx	143.2	115.62	148.7	124.40	
20	TCP Rx	200.33	169.26	221.6	175.80	

Table 30: Current Consumption During WLAN Data Transfer for n-Link®



#### 7.7.1.4 Current Consumption in VoIP Application over WLAN

The current numbers mentioned in the table below are measured by running G.711 VoIP traffic stream (128Kbps) using a standard third-party traffic generator tool over WLAN. For traffic like VoIP and other low-throughput and high-QoS traffic with tight latency and jitter requirements, uAPSD power-save mode should be enabled on the WLAN network wherever available. To achieve uAPSD "type" low-power consumption on "non-uAPSD" networks while retaining the quality of service, the RS9113 modules offer a "mimic Periodic uAPSD" mode that can be enabled. Refer to the n-Link® Software Technical Reference Manual (TRM) for details on the Power Save profiles mentioned in the table below.

It should be noted that for G.711 type VoIP traffic, sleep periods should be kept below 40ms to achieve good voice quality.

Power Save Profile	Sleep Band Period (2.4	ANA33 = 1.9V		ANA33 = 3.3V		
Profile	(ms)	(2.4 GHz/ 5GHz)	MOS Estimat e	Avg Curren t(mA)	MOS Estimat e	Avg Curren t(mA)
Periodic UAPSD	20	2.4	4.36	20.22	4.37	22.36
Periodic UAPSD	30	2.4	4.32	16.40	4.33	17.55
Periodic UAPSD	40	2.4	4.34	12.95	4.36	14.09
Periodic UAPSD	50	2.4	4.37	11.43	4.25	12.50
Periodic UAPSD (mimic)	20	2.4	4.37	24.23	4.22	26.80
Periodic UAPSD (mimic)	30	2.4	4.1	18.08	4	19.12
Periodic UAPSD (mimic)	40	2.4	4.13	15.10	4.1	16.22
Periodic UAPSD (mimic)	50	2.4	4.19	13.45	3.68	14.53
Periodic UAPSD	20	5	4.37	19.92	4.37	24.33
Periodic UAPSD	30	5	4.31	16.28	4.31	18.51
Periodic UAPSD	40	5	4.34	14.23	4.2	14.64
Periodic UAPSD	50	5	4.3	11.96	4.14	13.26
Periodic UAPSD (mimic)	20	5	4.37	22.44	4.37	24.58
Periodic UAPSD (mimic)	30	5	4	17.75	4.11	19.21
Periodic UAPSD	40	5	4.34	14.32	3.9	16.38



Power Save Profile		riod (2.4	ANA33 = 1.9V		ANA33 = 3.3V	
FIONE	(ms)		MOS Estimat e	Avg Curren t(mA)	MOS Estimat e	Avg Curren t(mA)
(mimic)						
Periodic UAPSD (mimic)	50	5	4.13	13.44	3.97	16.03

Table 31: Current Consumption in VoIP Application over WLAN for n-Link®

## 7.7.1.5 Current Consumption in Music Streaming Application over WLAN

The current numbers mentioned in the table below are measured by running Music streaming profile that emulates high quality 2Mbps audio using a standard third-party traffic generator tool over WLAN. Refer to the n-Link Software Technical Reference Manual (TRM) for more details on the Power Save profiles mentioned in the table below.

Power Save Profile	Sleep Period	ANA33 = 1.9V	1	ANA33 = 3.3V		
	(ms)	Average Current in 2.4 GHz Band (mA)	Average Current in 5 GHz Band (mA)	Average Current in 2.4 GHz Band (mA)	Average Current in 5 GHz Band (mA)	
Periodic UAPSD	20	51.76	52.78	57.20	59.40	
Periodic UAPSD	30	47.70	49.98	53.56	56.33	
Periodic UAPSD	40	45.39	47.08	51.46	54.25	
Periodic UAPSD	50	45.10	46.16	50.82	53.32	
Periodic UAPSD	60	44.67	45.56	49.62	53.11	
Periodic UAPSD	80	42.92	44.41	48.90	52.09	
Periodic UAPSD	100	42.45	44.38	48.63	51.43	
Periodic UAPSD (mimic)	20	64.31	63.04	71.58	75.5	
Periodic UAPSD (mimic)	30	60.35	58.77	66.94	70.21	
Periodic UAPSD (mimic)	40	57.21	56.90	65.48	69.20	
Periodic UAPSD (mimic)	50	55.11	56.14	64.57	65.25	
Periodic UAPSD (mimic)	60	54.80	54.98	62.35	64.60	
Periodic UAPSD (mimic)	80	54.28	54.03	62.31	62.39	
Periodic UAPSD (mimic)	100	53.30	53.68	60.07	62.10	

Table 32: Current Consumption in Music Streaming Application over WLAN for n-Link®



#### 7.7.1.6 WLAN Active Mode Current Consumption

The table below lists the current consumption in different Active modes – Transmit, Receive and Listen – for different data rates, Transmit Powers, and RF Transceiver Power modes.

Listen State refers to the state of the module where there is no Transmit or Receive activity and the module is monitoring the medium for packets.

The RF Transceiver Power mode is programmable as High, Medium, and Low using an ioctl –refer to the n-Link® Software Technical Reference Manual (TRM) for details.

The "Peak" supply current budgets for the module can be arrived at by adding a 20% marginto the current consumption at the maximum transmit power across different rates.

Data Rate (Mbps)	RF Transmitter Power	-			Average Current in 5 GHz Band (mA)			
	Mode	Transmit Power = MAX <sup>1</sup>	Transmit Power = MAX-1dB	Transmit Power = MAX-3dB	Transmit Power = MAX	Transmit Power = MAX-1dB	Transmit Power = MAX- 3dB	
1	High	377	350	323	-	-	-	
11	High	366	328	314	-	-	-	
6	High	368	341	298	344	335	325	
54	High	330	312	289	324	321	316	
MCS7	High	291	284	263	315	313	308	
1	Medium	319	288	244	-	-	-	
11	Medium	321	289	254	-	-	-	
6	Medium	264	246	228	276	272	262	
54	Medium	241	232	224	263	261	257	
MCS7	Medium	234	226	215	259	256	253	
1	Low	206	196	167	-	-	-	
11	Low	209	197	167	-	-	-	
6	Low	176	172	-	-	-	-	

Table 33: Transmit Active Modes Current Consumption for n-Link®

<sup>&</sup>lt;sup>1</sup>The module operates with the Maximum Transmit power allowed as per Regulatory requirements by default, unless programmed otherwise. Refer to the <u>Performance Specifications</u> section for detail on theTransmit power.



Mode	RF Receiver	Data Rate	ANA33 = 1.9	V	ANA33 = 3.3	V
Power Mode	Power	(Mbps)	Average Current in 2.4 GHz Band (mA)	Average Current in5 GHz Band (mA)	Average Current in 2.4 GHz Band(mA)	Average Current in 5 GHz Band (mA)
Listen	High	-	147	158	178	192
Receive	High	1	151	-	179	-
Receive	High	6	151	159	179	193
Receive	High	54	151	159	179	193
Receive	High	MCS7	163	176	192	210
Listen	Medium	-	135	157	155	189
Receive	Medium	1	134	-	157	-
Receive	Medium	6	134	157	157	190
Receive	Medium	54	134	157	157	190
Receive	Medium	MCS7	147	174	170	202
Listen	Low	-	128	139	149	165
Receive	Low	1	132	-	153	-
Receive	Low	6	132	140	153	166
Receive	Low	54	132	140	153	166
Receive	Low	MCS7	145	157	166	183

Table 34: Receive Active Modes Current Consumption for n-Link®

# 7.7.1.7 Bluetooth Classic Current Consumption

Mode	Conditions	Average Current in BT Classic- only mode (mA)			Average Current in BT Classic + WLAN mode (mA)		
		Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm	Output Power = 0 dBm	Output Power =8 dBm	Output Power = 17 dBm
l scan (Discoverable)	l scan Interval: 2.56s	1.15	1.18	1.22	1.37	1.45	1.49
P scan (Discoverable)	P scan Interval: 28s	1.54	1.57	1.61	2.16	2.20	2.28



Mode	Condition s	Average Current in BT Classic- only mode (mA)			Average Current in BT Classic + WLAN mode (mA)			
		Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm	Output Power =0 dBm	Output Power = 8 dBm	Outpu t Power = 17 dBm	
PI scan	ISCAN + PSCA N	2.21	2.32	2.45	2.70	2.72	2.89	
Sniff Mode (Main)	Sniff Interva I: 103ms	13.68	13.76	17.36	14.45	14.91	16.36	
Sniff Mode (Secondary)	Sniff Interva I: 103ms	13.59	13.67	17.26	14.10	14.55	16.75	

Table 35: Bluetooth Classic Current Consumption for n-Link®

# 7.7.1.8 Bluetooth Low Energy Current Consumption

Mode	Conditions	U U	-			Average Current in BT LE + WLAN mode (mA)			
		Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm	Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm		
Advertise	Advertisem entInterval: 1.28s	0.5	0.5	NA	0.6	0.6	NA		
Scan (Passive)	Scan Interval: 1.28s	1.4	1.4	NA	1.6	1.6	NA		
Connected (Main)	Connectio n Interval: 1.28s	0.5	0.5	NA	0.6	0.6	NA		
Connected (Secondary)	Connectio n Interval: 1.28s	0.5	0.5	NA	0.7	0.7	NA		

Table 36: Bluetooth Low Energy Current Consumption for n-Link®



7.7.2 WiSeConnect®/Connect-io-n® Specifications

7.7.2.1 Sleep Modes and Transition Times

Parameter/Conditions	Value	Units
Current Consumption in Deep Sleep State (without RAM retained)	8.83	μA
Current Consumption in Deep Sleep State (with RAM retained)	21.0	μA
Time from Power up <sup>2</sup> to Listen State	17.8 (only Wi-Fi)	ms
Energy Consumption for Power up to Listen State Transition	8748	μJ
Time from Deep Sleep State (without RAMretained) to Listen State	28	ms
Energy Consumption for Deep Sleep State (without RAM retained) to Listen State Transition	824	μJ
Time from Deep Sleep State (with RAM retained) to Listen State	5.16	ms
Energy Consumption for Deep Sleep State (with RAM retained) to Listen State Transition	357.46	μJ
Time from Listen State to Deep Sleep State(without RAM retained)	6.32	ms
Time from Listen State to WLAN connection – Open mode	108.34 – single channel scan 910.36 – All	ms
	channel scan	
Time from Listen State to WLAN connection – WPA2-PSK mode	986.8 – Single channel scan	ms
	1850.0 – All channel scan	
Time from WLAN connection to TCP connection	3.5	ms
Time from WLAN connection to SSL connection	152	ms

Table 37: Sleep Modes and Transition Times Parameters for WiSeConnect®/Connect-io-n®

 $<sup>^1</sup>WiSeConnect \ensuremath{\mathbb{R}}\xspace/Connect-io-n \ensuremath{\mathbb{R}}\xspace$  current consumption and transition time numbers are with SPI host interface with SPI clock of 40 MHz

<sup>&</sup>lt;sup>2</sup>Power up related times do not include Reset duration.



# 7.7.3 WLAN Standby Associated Mode Current Consumption

In Standby Associated mode, the module wakes up periodically to maintain the WLAN connection with the Access Point with no data transfer. The numbers mentioned might varydepending on the Access Point. The Access Point used for the numbers mentioned in this section is the Netgear WNDR3700v4.

The module uses either GPIO-based or Packet-based handshake with the Host processor to enable low-power mode transition interaction between them. Packet-based handshake mode is provided to enable this interaction over standard interfaces like SDIO/USB with no access to other GPIOs on the Host processor. The current consumption numbers mentioned below are for the GPIO-based Handshake mode.

Sleep Interval (ms)	ANA33 = 1.9V		ANA33 = 3.3V		
(113)	2.4 GHz Band Average Current (μΑ)	5 GHz Band Average Current (μΑ)	2.4 GHz Band Average Current (μΑ)	5 GHz Band Average Current (μΑ)	
600	869	790	992	888	
1000	538	504	667	594	
2000	307	280	337	330	

Table 38: WLAN Standby Associated Mode Current Consumption for WiSeConnect®/Connect-io-n®

#### 7.7.3.1 Current Consumption during WLAN Data Transfer

The table lists the current consumption of the module during WLAN data transfer for different data types (UDP/TCP) and directions (Transmit/Receive) for multiple throughputs with the Module in Power-save mode with DTIM Interval of 200ms. The throughputs mentioned here are the inputs to the open-source iperf tool (<u>https://iperf.fr/</u>). For applications needing sustained throughputs higher than 10Mbps, it is recommended to exit the power save mode.

For achieving highest possible throughputs with least power, it is recommended that the application should aggregate packets as much as possible. For example, an application that generates 64 bytes every 10ms would achieve lower power if the packet sent over the Wireless/IP network is formed by aggregating the application data generated over 100ms oreven better over 1 second. There is a tradeoff between energy efficiency and the end-to- end latency/QoS and the number of packets/duration for which the application aggregates data before transferring over Wi-Fi needs to be carefully chosen for each application.

Transmit/ Throughput Receive (Mbps)		UDP/TCP	ANA33 = 1.9\	1	ANA33 = 3.3V		
Receive	(mbps)		2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)	2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)	
Transmit	0.1	UDP	8.1	7.9	8.7	8.5	
Transmit	0.5	UDP	28.7	28.9	31.2	32.1	



Transmit/	Throughput	UDP/TCP	ANA33 = 1.9\	/	ANA33 = 3.3	v
Receive	(Mbps)		2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)	2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)
Transmit	1	UDP	53.2	54.1	58.4	60.7
Transmit	5	UDP	84.1	81.5	97.9	113.6
Transmit	10	UDP	134.8	139	149	152.9
Transmit	20	UDP	229	177	253	275
Receive	0.1	UDP	5.4	4.8	5.7	5.5
Receive	0.5	UDP	14.4	12.5	14.1	15.4
Receive	1	UDP	22.3	24.6	24.3	27.2
Receive	5	UDP	90.5	96.1	107	118
Receive	10	UDP	134	153.8	186	205
Receive	20	UDP	166	246.8	190	216
Transmit	0.1	TCP	5.9	5.4	6.4	6.0
Transmit	0.5	TCP	14.6	15.7	16.7	17.7
Transmit	1	TCP	20.8	22.4	26.4	26.8
Transmit	5	TCP	89.0	96.9	99.5	112.6
Transmit	10	TCP	156.0	177.7	180.9	197.3
Transmit	20	TCP	248.6	246	247.5	247.5
Receive	0.1	ТСР	6.2	5.9	7.2	7.3
Receive	0.5	ТСР	19.0	16.7	17.5	18.7
Receive	1	ТСР	43.6	29.9	33.2	38.4
Receive	5	ТСР	122.4	132.3	137.6	154.5
Receive	10	ТСР	169.9	181.4	196.5	214.2
Receive	20	TCP	195.6	194	196.3	196.3

 Table 39: Current Consumption during WLAN Data Transfer for WiseConnect®/Connect-io-n®in "Transmit Based

 Wakeup" Power mode



Transmit/Rece Throughput ive (Mbps)		UDP/TCP	ANA33 = 1.9V		ANA33 = 3.3V	'
ive	(морз)		2.4GHz Band Average Current (mA)	Average	2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)
Transmit	0.1	UDP	4.33	4.1	10	3.78
Transmit	0.5	UDP	9.12	8.6	17.2	8.68
Transmit	1	UDP	14.6	14.12	26.66	14.86
Transmit	2	UDP	25.9	26.19	41.9	26.67
Transmit	3	UDP	37.6	38	-	36.72
Receive	0.1	UDP	5.4	5	5.1	4.66
Receive	0.5	UDP	13.5	13.09	13.7	12.68
Receive	1	UDP	23	23	22.7	22.24
Receive	2	UDP	43.3	44.1	41	41.4
Receive	3	UDP	58.7	62.8	57.8	63.76
Transmit	0.1	TCP	5.2	5.09	6	5.6
Transmit	0.5	TCP	13.7	15.13	16.6	14.51
Transmit	1	TCP	22.84	35.33	25.48	26.76
Transmit	2	TCP	39.41	44.44	47	49
Transmit	3	TCP	54.19	58.75	64.16	69.11
Receive	0.1	TCP	6.06	5	7.13	6.9
Receive	0.5	TCP	17.36	15.91	18.22	18.8
Receive	1	TCP	26.85	29.36	31.7	33.73
Receive	2	TCP	50.75	56.64	58.1	65.59
Receive	3	TCP	73.01	80.54	86.06	93

# Table 40: Current Consumption During WLAN Data Transfer for WiseConnect®/Connect-io-n®in "Periodic Wakeup with Timeout" Power mode

#### 7.7.3.2 Current Consumption in VoIP Application over WLAN

The current numbers mentioned in the table below are measured by running VoIP trafficusing a standard third-party traffic generator tool over WLAN. Refer to the



WiSeConnect®/Connect-io-n® Software Programmers Reference Manual (PRM) for detailson the Power Save profiles mentioned in the table below.

The sleep period used for the Periodic UAPSD profile is 20ms.

Power Save Profile	MOS Estimate	Band (2.4 GHz/5 GHz)	ANA33 Supply Voltage (V)	Average Current (mA)
Periodic UAPSD	4.18	2.4	1.9	33.48
Transmit-based UAPSD	4.34	2.4	1.9	35.40
Periodic UAPSD	4.00	5	1.9	34.88
Transmit-based UAPSD	4.10	5	1.9	35.22
Periodic UAPSD	4.23	2.4	3.3	41.57
Transmit-based UAPSD	4.04	2.4	3.3	40.23
Periodic UAPSD	4.19	5	3.3	39.00
Transmit-based UAPSD	4.35	5	3.3	37.42

Table 41: Current Consumption in VoIP Application for WiSeConnect®/Connect-io-n®

## 7.7.3.3 Current Consumption in Music Streaming Application over WLAN

The current numbers mentioned in the table below are measured by running the Musicstreaming profile using a standard third-party traffic generator tool and fixing the throughput to 1 Mbps.

The module was programmed to use the Periodic UAPSD power save profile with a sleepperiod of 100 ms.

Band (2.4 GHz/5 GHz)	ANA33 Supply Voltage (V)	Average Current (mA)
2.4	1.9	67.1
5	1.9	69.1
2.4	3.3	75.8
5	3.3	78.6

# Table 42: Current Consumption in Music Streaming Application over WLAN for WiSeConnect®/Connect-io-n®

#### 7.7.3.4 WLAN Active Mode Current Consumption

The table below lists the current consumption in Transmit, Listen and Receive modes for different data rates and Transmit Powers.

Listen State refers to the state of the module where there is no Transmit or Receive activity and the module is monitoring the medium for packets.

The module can be programmed for High, Medium and Low Transmit power modes. These modes correspond to transmit powers of Max, 10 dBm and 7 dBm, respectively for 2.4 GHz



band. The corresponding transmit powers for 5 GHz are Max, 10 dBm and 5 dBm. In the Max mode, the module operates with the Maximum Transmit power allowed as per Regulatory requirements. Refer to the <u>Performance Specifications</u> section for details on the Transmit Characteristics.

The peak current-budget for the module can be arrived at by adding a 20% margin to the current consumption at the maximum transmit power over all data-rates.

Data Rate (Mbps)	2	2.4GHz Band	ł	5GHz Band			
	RF Transmit power Mode = High. Transmit Power = MAX	RF Transmit power Mode = Mid. Transmit Power = 10dBm	RF Transmit power Mode = Low. Transmit Power = 7dBm	RF Transmit power Mode = High. Transmit Power = MAX		RF Transmit power Mode = Low. Transmit Power = 5dBm	
1	377.6	306.8	277.3	-	-	-	
11	414.0	307.0	277.6	-	-	-	
6	349.7	309.3	288.1	340.2	355.6	324.1	
54	311.5	311.7	289.3	329.6	357.1	325.7	
MCS7	301.9	313.5	291.4	325.5	358.6	326.5	

Table 43: Transmit Mode Current Consumption for WiSeConnect®/Connect-io-n®

Mode	Data Rate	ANA33 = 1.9V	,	ANA33 = 3.3V		
	(Mbps)	2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)	2.4GHz Band Average Current (mA)	5GHz Band Average Current (mA)	
Listen	-	143.5	152.4	172.3	184.8	
Receive	1	147.77	-	173	-	
Receive	6	147	160.1	170.52	190	
Receive	54	153.8	167.3	178.22	197.7	
Receive	MCS7	154.3	168.8	178.75	198.89	

Table 44: Listen and Receive Mode Current Consumption for WiSeConnect®/Connect-io-n®



## 7.7.3.5 Bluetooth Classic Current Consumption

Mode	Conditions	Average Current in BT Classic-only mode (mA)			Average Current in BT Classic + WLAN mode (mA)		
		Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm	Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm
l scan (Discoverable)	I scan Interval:2.56s	1.0	1.0	1.1	1.4	1.4	1.5
P scan (Discoverable)	P scan Interval:1.28s	1.8	1.9	1.9	1.9	2.0	2.0
PI scan	ISCAN + PSCAN	2.6	2.6	2.7	2.8	2.8	2.8
Sniff Mode(Main)	Sniff Interval: 103ms	14.3	14.3	19.4	15.3	15.8	20.3
Sniff Mode (Secondary)	Sniff Interval: 103ms	13.2	13.8	13.8	16.0	16.8	20.6

# Table 45: Bluetooth Classic Current Consumption for WiSeConnect®/Connect-io-n®

# 7.7.3.6 Bluetooth Low Energy Current Consumption

Mode	Conditions	Average Current in BT LE- only mode (mA)			Average Current in BT LE + WLAN mode (mA)		
		Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm	Output Power = 0 dBm	Output Power = 8 dBm	Output Power = 17 dBm
Advertise	Advertisement Interval: 1.28s	0.7	0.8	NA	0.8	0.8	NA
Scan (Passive)	Scan Interval: 1.28s	1.6	1.7	NA	1.7	1.7	NA
Connected (Main)	Connection Interval: 1.28s	0.7	0.7	NA	0.9	0.9	NA
Connected (Secondary)	Connection Interval: 1.28s	0.7	0.8	NA	0.8	0.9	NA

 Table 46: Bluetooth Low Energy Current Consumption for WiSeConnect®/Connect-io-n®



# 7.8 Regulatory Specifications and Certifications

#### 7.8.1 Regulatory Specifications

The modules have been certified for FCC, IC ,CE/ETSI, TELEC, and UKCA. Note that any changes to the module's configuration including (but not limited to) the programming values of the RFTransceiver and Baseband can cause the performance to change beyond the scope of the

certification. These changes, if made, may result in the module having to be certified afresh. The table below lists the

details of the regulatory certifications.

Regulatory Certification	Grantee Code	Product Code	Description
FCC	XF6	RS9113SB	Single-band Module
FCC	XF6	RS9113DB	Dual-band Module
IC	8407A	RS9113SB	Single-band Module
IC	8407A	RS9113DB	Dual-band Module
TELEC	005-101325	RS9113SB	Single-band Module
TELEC	005-101228	RS9113DB	Dual-band Module
CE	_	RS9113SB	Single-band Module
CE	_	RS9113DB	Dual-band Module
UKCA	_	RS9113SB	Single-band Module
UKCA	_	RS9113DB	Dual-band Module

#### 7.8.2 Table 47: Regulatory Certifications

NOTE: Click on the links below for details on product variants and ordering information:

- 1) <u>Product Variants</u>
- 2) Ordering Information

#### 7.8.3 Software Certifications

The module's software has been certified for Wi-Fi Alliance and Bluetooth-SIG test plans.

The table below lists the details of the certifications. Contact Silicon Labs Salesfor information on certifications not listed here.

Wireless Protocol	Certifying Authority	Certification ID	Software Variant Certified
Wi-Fi (802.11 a/b/g/n)	Wi-Fi Alliance®	<u>WFA64481</u>	WiSeConnect™
Bluetooth	Bluetooth SIG	QD ID: <u>83360</u> (Bluetooth 4.0)	n-Link™ and WiSeConnect™
		QD ID: <u>79352</u> (Bluetooth 2.1)	

#### **Table 48: Software Certifications**

The details of the features certified are available at the hyperlinks for each Certification ID.



# 7.9 Antenna Specifications

The RS9113 Single and Dual band modules have been certified for FCC, IC, ETSI/CE, TELEC, and UKCA with Silicon Labs' Dual-band PCB antenna. The sections that follow list down the performance specifications of the PCB antenna.






Figure 21: Return Loss Characteristic of the Antenna


7.9.2 Module Reference Orientation



Figure 22: Module Reference Orientation



7.9.3 Gain Plots








Figure 24: 2D Gain Plot for YZ at 2.43 GHz







Figure 26: 2D Gain Plot for XY at 5.5 GHz

270

240

300










Figure 28: 2D Gain Plot for ZX at 5.5 GHz



#### 7.9.4 Antenna Parameters

Parameter	@ 2.43 GHz	@ 5.5 GHz
Peak Gain	0.99 dBi	4.42 dBi
Average Efficiency	87 %	85 %



## 8 Software Architecture

#### 8.1 n-Link® Software Architecture

The n-Link® Software Architecture is a host based architecture with the OS providing the core functionality support for Wi-Fi and Bluetooth features and having zero load in the data path. The kernel layer interfaces with the host driver to provide functionality for different wireless modules.

The figure below illustrates the n-Link® Software Architecture with WLAN and Bluetooth.




Figure 29: n-Link® Software Architecture



#### 8.1.1 Operating System Support

The n-Link® modules support the following versions of Linux:

- 1. Linux kernel versions between 2.6.30 and 3.16
- 2. Wind River Linux 5.0.1

#### 8.2 WiSeConnect®/Connect-io-n® Software Architecture

The figure below illustrates the software architecture of the WiSeConnect®/Connect-io-n®modules.




Figure30: WiSeConnect®/Connect-io-n® Software Architecture



As shown in the figure above, the WiSeConnect®/Connect-io-n® module is integrated with the host using the SPI, UART, USB or USB-CDC interface. The module receives all configuration commands from the Host and transfers data to or receives data from the host through this interface.

The module incorporates Wi-Fi Direct<sup>™</sup>, Access Point, WPA/WPA2-PSK, WPA/WPA2- Enterprise (EAP-TLS, EAP-FAST, EAP-TTLS, EAP-PEAP, EAP-LEAP) Security, Client Mode, Web-Server, TCP/IP Stack, DHCP Server, ARP, WPA supplicant, BT stack and profiles etc., to act as a wireless device server. It handles all the network connectivity functions.<sup>1</sup>


<sup>1</sup>Contact Silicon Labs Sales for more details on what combination of features is supported.



## 9 Module Marking and Ordering Information

9.1 Module Marking Information

The figure below illustrates the marking on the modules.



The table below explains the marking on the modules.

Marking	Description
RS9113SB RS9113DB	Model Numbers for Single-band and Dual-bandmodules
RS9113-XXX-YYY	Software/Firmware supported – refer to the <u>ProductNaming</u> and <u>Variants</u> section for more details.
XF6-RS9113SB XF6-RS9113DB	FCC Grant IDs for Single-band and Dual-bandmodules
8407A-RS9113SB 8407A-RS9113DB	IC Grant IDs for Single-band and Dual-band modules
005-101325 005-101228	Japan Type Approval Certificate Number for Single-band and Dual-band modules
YYWWTTTTTT	Lot Code Information: YY – Year of manufacture WW – Week of manufacture TTTTTT – Manufacturing Trace Code (6 alphanumeric characters per assembly release instructions)
FC	FCC Compliance Mark
CE	CE Compliance Mark
R	TELEC Compliance Mark
UK	UKCA Compliance Mark
onia Versiona Districtionality	<ul> <li>QR Code: YYWWMMABCDE</li> <li>YY – Last two digits of the assembly year.</li> <li>WW – Two-digit workweek when the device was assembled.</li> <li>MMABCDE – Silicon Labs unit code</li> </ul>

Table 50: Module Marking Information



## 9.2 Ordering Information

The RS9113 Module Family has the following variants.

	Wi-Fi							Host Interface				
Module Part #	2.4 GHz	WI-FI 5GHz	вт		Integrated Antenna &U.FL	sW Variant	SDIO	USB	SPI	UART	USB - CDC	Package #
RS9113-N00-S0N	Y	Ν	Ν	Ν	Ν	n-Link®	Y	Y	Ν	Ν	Ν	P6
RS9113-N00-D0N	Y	Y	Ν	Ν	Ν	n-Link®	Y	Y	Ν	Ν	Ν	P6
RS9113-N00-S1N	Y	Ν	Ν	Ν	Y	n-Link®	Y	Y	Ν	Ν	Ν	P7
RS9113-N00-D1N	Y	Y	Ν	Ν	Y	n-Link®	Y	Y	Ν	Ν	Ν	P7
RS9113-NB0-S0N	Y	Ν	Υ	Ν	Ν	n-Link®	Y	Y	Ν	Ν	Ν	P6
RS9113-NB0-D0N	Y	Y	Υ	Ν	N	n-Link®	Y	Y	Ν	N	Ν	P6
RS9113-NB0-S1N	Y	Ν	Υ	Ν	Y	n-Link®	Y	Y	Ν	N	Ν	P7
RS9113-N0Z-S0N	Y	Ν	Ν	Ν	N	n-Link®	Y	Y	Ν	N	Ν	P6
RS9113-NBZ-S0N	Y	Ν	Υ	Ν	N	n-Link®	Y	Y	Ν	N	Ν	P6
RS9113-NBZ-D0N	Y	Y	Υ	Ν	N	n-Link®	Y	Y	Ν	N	Ν	P6
RS9113-NBZ-S1N	Y	Ν	Υ	Ν	Y	n-Link®	Y	Y	Ν	N	Ν	P7
RS9113-NBZ-D1N	Y	Y	Υ	Ν	Y	n-Link®	Y	Y	Ν	N	Ν	P7
RS9113-NB0-D1N	Y	Y	Y	Ν	Y	n-Link®	Y	Y	Ν	N	Ν	P7
RS9113-N00-S0W	Y	Ν	Ν	Ν	Ν	WiSeConnect®	Ν	Y	Y	Y	Y	P6
RS9113-N00-D0W	Y	Y	Ν	Ν	N	WiSeConnect®	Ν	Y	Y	Y	Y	P6
RS9113-N00-S1W	Y	Ν	Ν	Ν	Y	WiSeConnect®	Ν	Y	Y	Y	Y	P7
RS9113-N00-D1W	Y	Y	Ν	Ν	Y	WiSeConnect®	Ν	Y	Y	Y	Y	P7
RS9113-NB0-S0W	Y	Ν	Υ	Ν	Ν	WiSeConnect®		Y	Y	Y	Y	P6
RS9113-NB0-D0W	Y	Y	Υ	Ν	N	WiSeConnect®		Y	Y	Y	Y	P6
RS9113-NB0-S1W	Y	N	Υ	Ν	Y	WiSeConnect®		Y	Y	Y	Y	P7
RS9113-NBZ-S1W	Y	N	Y	Ν	Y	WiSeConnect®		Y	Y	Y	Y	P7
RS9113-N00-D0C	Y	Y	Ν	Ν	N	Connect-io-n®	N	Y	Y	Y	Y	P6
RS9113-N00-S1C	Y	N	Ν	N	Y	Connect-io-n®	N	Y	Y	Y	Y	P7
RS9113-N00-D1C	Y	Y	N	Ν	Y	Connect-io-n®	N	Y	Y	Y	Y	P7
RS9113-NB0-S0C	Y	N	Y	N	N	Connect-io-n®	N	Y	Y	Y	Y	P6
RS9113-NB0-S1C	Y	N	Y	N	Y	Connect-io-n®	N	Y	Y	Y	Y	P7
RS9113-NB0-D1C	Y	Y	Y	N	Y	Connect-io-n®	N	Y	Y	Y	Y	P7
RS9113-NBZ-D1C	Y	Y	Y	Ν	Y	Connect-io-n®	Ν	Y	Y	Y	Y	P7

Table 51: RS9113 Module Variants



#### 9.3 Collateral

#### 9.3.1 Collateral for n-Link® Modules

The following documentation and software are available along with the n-Link® modules.

- Module Integration Guide.
- Device drivers
- Technical Reference Manual
- Evaluation Kit (EVK)
- EVK User Guide

#### 9.3.2 Collateral for WiSeConnect®/Connect-io-n® Modules

The following documentation and software are available along with the WiSeConnect®/Connect-io-n® modules.

- Module Integration Guide
- APIs for supported interfaces.
- API User Guide
- Software Programming Reference manual (PRM).
- Evaluation Kit (EVK)
- EVK User Guide

### 9.4 Packing Information

The modules are packaged and shipped in Trays.

Each tray for the P6 package can accommodate 84 modules. The mechanical details of the tray for the P6 package are given in the figure below.




Figure 32: Mechanical Details of Tray for P6 Package

Each tray for the P7 package can accommodate 70 modules. The mechanical details of the tray for the P7 package are given in the figure below.






Figure 33: Mechanical Details of Tray for P7 Package




# **10 Revision History**

Rev. #	Ver. #	Date	Changes					
1.	3.0	April 2015	<ol> <li>Merged the information from the n-Link® and WiSeConnect®/Connect- io-n® Modules' separate datasheets into a single document.</li> <li>Merged the pin description tables for the two package variants.</li> <li>Added detailed performance specifications.</li> <li>Added Antenna specifications.</li> </ol>					
2.	3.1	June 2015	<ol> <li>Corrected the Supported Operating Modes in Section 2 with respect to Wi-Fi Direct™.</li> <li>Corrected the direction of GPIO_10/UART1_TX in Section 4.3.</li> <li>Corrected the description for JN2 and JNC in Section 4.3.</li> <li>Corrected information related to VBATT in Table 5 and Table 6.</li> <li>Added WPA/WPA2-PSK in all places where WPA/WPA2-Enterprise is mentioned</li> <li>Mentioned that the Access Point mode in WiSeConnect®/Connect-io-n® comes with limited packetbuffering in Section 2.</li> <li>Added ECDH under Advanced Security Features in Section 2.</li> <li>Added USB 1.1 as a supported interface in addition to USB 2.0.</li> <li>Removed footnote related to FTP Client being offered in future software releases of WiSeConnect®/Connect-io-n®. This feature supported now.</li> <li>Added SNTP as a supported feature for WiSeConnect®/Connect-io-n®.</li> <li>Added Android and Wind River Linux as supported OS' for n-Link® modules.</li> </ol>					
3.	3.2	July 2015	<ol> <li>Updated the Supported Operating Modes in Section 2.</li> <li>Added section on Current Consumption specifications.</li> <li>Corrected mention of PEAP-MSCHAP-v2 to EAP-PEAP across the document.</li> <li>Updated Bluetooth Profiles list for WiSeConnect®/Connect-io-n® - added iAP1.</li> <li>Corrected directions of JP2 and JNC pins.</li> <li>Updated Peak Gain specifications of Antenna.</li> </ol>					
4.	3.3	September 2016	<ol> <li>Updated Features section.</li> <li>Updated Tolerance Level for Mechanical Dimensions from ±0.1mm to ±0.2mm.</li> <li>Updated Pin Description table with details of I<sup>2</sup>C, I<sup>2</sup>S and PCMpins details.</li> <li>Updated Pin Description table for details of UART RTS and CTS signals.</li> <li>Corrected pin numbers of JP1, JP2 and JNC signals for module without antenna in the Pin Description table.</li> <li>Updated Absolute Maximum Rating for USB VBUS to 5.25V.</li> <li>Added information on Wi-Fi and Bluetooth certification.</li> </ol>					
5.	3.4	February 2017	<ol> <li>Corrected the Pinout diagram for Module with Antenna (Package # P7). Pin number 51 is RESET_N and pin number 52 is VBATT.</li> </ol>					
6.	3.5	March 2017	1) Corrected the interface timings figure for SDIO High Speedmode.					



Rev. #	Ver. #	Date	Changes
7.	3.6	July 2017	<ol> <li>Updated WLAN Transmit Power numbers for 2.4 GHz and 5 GHz Bands</li> <li>Updated footnotes related to WLAN Transmit Power numbers</li> <li>Added power consumption information for Bluetooth Classicand</li> <li>Bluetooth Low Energy for n-Link® and WiSeConnect®/Connect-io-n®</li> <li>Updated Module Marking information</li> </ol>
8.	3.7	August 2017	<ol> <li>Updated Regulatory specifications and certifications andordering information to include TELEC compliance</li> <li>Added a Mounting view for module with integrated antenna</li> </ol>
9.	3.8	September 2017	1) Added support for EAP-LEAP
10.	3.9	November 2017	1) Corrected Module Marking Information
11.	4.0	December 2021	<ol> <li>Removed EOL OPNs from Ordering Information list.</li> <li>Remove OPNs RS9113-NB0-D1W, RS9113-NBZ-D1W, RS9113-N00- S0C, RS9113-NB0-D0C, RS9113-NBZ-S1C as per PRCN 1112.</li> </ol>
12.	4.1	May 2022	<ol> <li>Update Features table to show similarity between WiSeConnect® and Connect-i-on® modules.</li> <li>Used inclusive language Lexicon through the Lexicon Project.</li> </ol>
13.	4.2	November 2022	<ol> <li>Removed Zigbee support.</li> <li>Updated Regulatory specifications, certifications, andmarking information to include UKCA compliance.</li> <li>Removed driver support for Android and Windows.</li> </ol>



#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

#### http://www.silabs.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

 RS9113-N00-S1W
 RS9113-N00-S1N
 RS9113-N00-S0C
 RS9113-N00-S0W
 RS9113-N00-D0C
 RS9113-N00-D0W

 RS9113-N00-S0N
 RS9113-N00-D1C
 RS9113-N00-D1N
 RS9113-N00-D0N
 RS9113-N00-D1W
 RS9113-N00-S1C

 RS9113-N00-D1W-X79
 RS9113-N00-D1W-X79
 RS9113-N00-D1W
 RS9113-N00-D1W
 RS9113-N00-D1W