

### S-82A2A/B/C Series

#### www.ablic.com

# BATTERY PROTECTION IC FOR 2-SERIAL-CELL PACK

© ABLIC Inc., 2021-2022 Rev.2.2 or

This IC is a protection IC for lithium-ion / lithium polymer rechargeable batteries, which includes high-accuracy voltage detection circuits and delay circuits. It is suitable for protecting 2-serial-cell lithium-ion / lithium polymer rechargeable battery packs from overcharge, overdischarge, and overcurrent.

Use of an external overcurrent detection resistor enables this IC to provide high-accuracy overcurrent protection with less impact from temperature changes.

The S-82A2A/C Series has an input pin for charge-discharge control signal (CTL pin), allowing for charge-discharge control with an external signal. The S-82A2B Series has an input pin for power-saving signal (PS pin), allowing for reduction of current consumption by using an external signal to start the power-saving function.

#### ■ Features

· High-accuracy voltage detection circuit

Overcharge detection voltage n	3.500 V to 4.800 V (5 mV step)	Accuracy ±15 mV
Overcharge release voltage n	3.100 V to 4.800 V*1	Accuracy ±50 mV
Overdischarge detection voltage n	2.000 V to 3.000 V (10 mV step)	Accuracy ±50 mV
Overdischarge release voltage n	2.000 V to 3.400 V*2	Accuracy ±75 mV
Discharge overcurrent 1 detection voltage	3 mV to 100 mV (0.5 mV step)	Accuracy ±1.0 mV
Discharge overcurrent 2 detection voltage	10 mV to 100 mV (1 mV step)	Accuracy ±3 mV
Load short-circuiting detection voltage	20 mV to 100 mV (1 mV step)	Accuracy ±5 mV
Charge overcurrent detection voltage	-100 mV to -3 mV (0.5 mV step)	Accuracy ±1.0 mV

• Detection delay times are generated only by an internal circuit (external capacitors are unnecessary).

• Charge-discharge control function (S-82A2A/C Series)

CTL pin control logic: Active "H", active "L"
CTL pin internal resistance connection: Pull-up, pull-down

CTL pin internal resistance value:  $1 \text{ M}\Omega \text{ to } 10 \text{ M}\Omega \text{ (1 M}\Omega \text{ step)}$ 

Power-saving function (S-82A2B Series)

PS pin control logic: Active "H", active "L" PS pin internal resistance value:  $1 \text{ M}\Omega$  to  $10 \text{ M}\Omega$  ( $1 \text{ M}\Omega$  step)

• 0 V battery charge: Enabled, inhibited

Power-down function:
 S-82A2A/C Series: Available, unavailable

S-82A2B Series: Available

High-withstand voltage:
 VM pin and CO pin: Absolute maximum rating 28 V

• Wide operation temperature range: Ta = -40°C to +85°C

• Low current consumption

During operation: 3.0  $\mu$ A typ., 6.0  $\mu$ A max. (Ta = +25°C)

During power-down: 50 nA max. (Ta =  $+25^{\circ}$ C) During overdischarge: 1.0  $\mu$ A max. (Ta =  $+25^{\circ}$ C) During power-saving (S-82A2B Series): 50 nA max. (Ta =  $+25^{\circ}$ C)

• Lead-free (Sn 100%), halogen-free

- \*1. Overcharge release voltage = Overcharge detection voltage Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.4 V in 50 mV step.)
- \*2. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage (Overdischarge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 100 mV step.)

Remark n = 1, 2

### ■ Applications

- · Lithium-ion rechargeable battery pack
- · Lithium polymer rechargeable battery pack

### ■ Packages

- SNT-8A
- HSNT-8(1616)

### **■** Block Diagram

### 1. S-82A2A/C Series




Figure 1

2 ABLIC Inc.

### 2. S-82A2B Series





Figure 2

### **■ Product Name Structure**

### 1. Product name



- A: Charge-discharge control function (pin configuration 1\*3)
- B: Power-saving function
- C: Charge-discharge control function (pin configuration 2\*3)
- \*1. Refer to the tape drawing.
- \*2. Refer to "3. Product name list".
- \*3. Refer to "■ Pin Configuration".

### 2. Package

**Table 1 Package Drawing Codes** 

Package Name	Package Name Dimension		Reel	Land	
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD	
HSNT-8(1616)	PY008-A-P-SD	PY008-A-C-SD	PY008-A-R-SD	PY008-A-L-SD	

4 ABLIC Inc.

#### 3. Product name list

### 3. 1 S-82A2A Series

### 3. 1. 1 SNT-8A

### Table 2 (1 / 3)

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [V <sub>CL</sub> ]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent 1 Detection Voltage [VDIOV1]	Discharge Overcurrent 2 Detection Voltage [VDIOV2]	Load Short- circuiting Detection Voltage [VSHORT]	Charge Overcurrent Detection Voltage [Vciov]
S-82A2AAA-I8T1U7	4.445 V	4.295 V	2.350 V	2.550 V	7.0 mV	15 mV	30 mV	−7.0 mV

### Table 2 (2 / 3)

Product Name	Overcharge Detection Delay Time [tcu]	Overdischarge Detection Delay Time [t <sub>DL</sub> ]	Discharge Overcurrent 1 Detection Delay Time [tɒɪov1]	Discharge Overcurrent 2 Detection Delay Time [tblov2]	Load Short- circuiting Detection Delay Time [tshort]	Charge Overcurrent Detection Delay Time [tcɪov]	Charge-discharge Inhibition Delay Time [tcтl]
S-82A2AAA-I8T1U7	1.0 s	64 ms	3.75 s	16 ms	280 μs	16 ms	48 ms

### Table 2 (3 / 3)

Product Name	CTL Pin Control Logic*1	CTL Pin Internal Resistance Connection*2	CTL Pin Internal Resistance Value*3 [R <sub>CTL</sub> ]	CTL Pin Voltage "H"* <sup>4</sup> [V <sub>CTLH</sub> ]	CTL Pin Voltage "L"* <sup>5</sup> [Vcτιι]	0 V Battery Charge*6	Power-down Function*7
S-82A2AAA-I8T1U7	Active "H"	Pull-down	5 ΜΩ	$V_{DD} - 0.90 V$	V <sub>SS</sub> + 0.70 V	Inhibited	Available

- \*1. CTL pin control logic: Active "H", active "L"
- \*2. CTL pin internal resistance connection: Pull-up, pull-down
- \*3. CTL pin internal resistance value: 1 M $\Omega$  to 10 M $\Omega$  (1 M $\Omega$  step)
- **\*4.** CTL pin voltage "H":  $V_{SS} + 0.75 \text{ V}$ ,  $V_{DD} 0.90 \text{ V}$
- \*5. CTL pin voltage "L":  $V_{SS} + 0.70 \text{ V}$ ,  $V_{DD} 0.95 \text{ V}$
- \*6. 0 V battery charge: Enabled, inhibited
- \*7. Power-down function: Available, unavailable

Remark 1. Please contact our sales representatives for products other than the above.

### 3. 1. 2 HSNT-8(1616)

### Table 3 (1 / 3)

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [VcL]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent 1 Detection Voltage [VDIOV1]	Discharge Overcurrent 2 Detection Voltage [VDIOV2]	Load Short- circuiting Detection Voltage [VSHORT]	Charge Overcurrent Detection Voltage [Vciov]
S-82A2AAA-A8T2U7	4.445 V	4.295 V	2.350 V	2.550 V	7.0 mV	15 mV	30 mV	−7.0 mV
S-82A2AAF-A8T2U7	4.575 V	4.325 V	2.300 V	2.500 V	7.0 mV	-	35 mV	-24.0 mV

#### Table 3 (2 / 3)

Product Name	Overcharge Detection Delay Time [tcu]	Overdischarge Detection Delay Time [t <sub>DL</sub> ]	Discharge Overcurrent 1 Detection Delay Time [tblov1]	Discharge Overcurrent 2 Detection Delay Time [tɒɪov2]	Load Short- circuiting Detection Delay Time [tshort]	Charge Overcurrent Detection Delay Time [tcɪov]	Charge-discharge Inhibition Delay Time [tcтl]
S-82A2AAA-A8T2U7	1.0 s	64 ms	3.75 s	16 ms	280 μs	16 ms	48 ms
S-82A2AAF-A8T2U7	1.0 s	64 ms	128 ms	_	280 μs	16 ms	48 ms

### Table 3 (3 / 3)

Product Name	CTL Pin Control Logic*1	CTL Pin Internal Resistance Connection*2	CTL Pin Internal Resistance Value*3 [R <sub>CTL</sub> ]	CTL Pin Voltage "H"* <sup>4</sup> [V <sub>CTLH</sub> ]	CTL Pin Voltage "L"* <sup>5</sup> [Vcтll]	0 V Battery Charge*6	Power-down Function*7
S-82A2AAA-A8T2U7	Active "H"	Pull-down	5 ΜΩ	$V_{DD}-0.90\;V$	Vss + 0.70 V	Inhibited	Available
S-82A2AAF-A8T2U7	Active "H"	Pull-down	5 ΜΩ	$V_{DD}-0.90\;V$	Vss + 0.70 V	Inhibited	Unavailable

- \*1. CTL pin control logic: Active "H", active "L"
- \*2. CTL pin internal resistance connection: Pull-up, pull-down
- \*3. CTL pin internal resistance value: 1 M $\Omega$  to 10 M $\Omega$  (1 M $\Omega$  step)
- \*4. CTL pin voltage "H":  $V_{SS} + 0.75 \text{ V}$ ,  $V_{DD} 0.90 \text{ V}$
- \*5. CTL pin voltage "L":  $V_{SS} + 0.70 \text{ V}$ ,  $V_{DD} 0.95 \text{ V}$
- \*6. 0 V battery charge: Enabled, inhibited
- \*7. Power-down function: Available, unavailable

**Remark 1.** Please contact our sales representatives for products other than the above.

#### 3. 2 S-82A2B Series

### 3. 2. 1 SNT-8A

### Table 4 (1 / 3)

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [V <sub>CL</sub> ]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent 1 Detection Voltage [VDIOV1]	Discharge Overcurrent 2 Detection Voltage [VDIOV2]	Load Short- circuiting Detection Voltage [VSHORT]	Charge Overcurrent Detection Voltage [Vciov]
S-82A2BAA-I8T1U7	4.475 V	4.325 V	2.100 V	2.300 V	7.0 mV	15 mV	30 mV	−7.0 mV

### Table 4 (2 / 3)

Product Name	Overcharge Detection Delay Time [tcu]	Overdischarge Detection Delay Time [t <sub>DL</sub> ]	Discharge Overcurrent 1 Detection Delay Time [tɒɪov1]	Discharge Overcurrent 2 Detection Delay Time [tɒɪov2]	Load Short- circuiting Detection Delay Time [tshort]	Charge Overcurrent Detection Delay Time [tciov]	Power-saving Delay Time [tps]
S-82A2BAA-I8T1U7	1.0 s	64 ms	3.75 s	16 ms	280 μs	16 ms	2 ms

### Table 4 (3 / 3)

Product Name	PS Pin	PS Pin Internal Resistance	PS Pin Voltage "H" <sup>∗3</sup>	PS Pin Voltage "L"*4	0 V Battery
	Control Logic*1	Value*² [R <sub>PS</sub> ]	[V <sub>PSH</sub> ]	[V <sub>PSL</sub> ]	Charge*⁵
S-82A2BAA-I8T1U7	Active "H"	5 ΜΩ	$V_{DD} - 0.90 V$	Vss + 0.70 V	Inhibited

\*1. PS pin control logic: Active "H", active "L"

\*2. PS pin internal resistance value: 1 M $\Omega$  to 10 M $\Omega$  (1 M $\Omega$  step)

\*3. PS pin voltage "H":  $V_{SS} + 0.75 \text{ V}$ ,  $V_{DD} - 0.90 \text{ V}$ 

**\*4.** PS pin voltage "L":  $V_{SS} + 0.70 \text{ V}$ ,  $V_{DD} - 0.95 \text{ V}$ 

\*5. 0 V battery charge: Enabled, inhibited

**Remark 1.** Please contact our sales representatives for products other than the above.

### 3. 2. 2 HSNT-8(1616)

### Table 5 (1 / 3)

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [VcL]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent 1 Detection Voltage [VDIOV1]	Discharge Overcurrent 2 Detection Voltage [VDIOV2]	Load Short- circuiting Detection Voltage [VSHORT]	Charge Overcurrent Detection Voltage [Vciov]
S-82A2BAA-A8T2U7	4.475 V	4.325 V	2.100 V	2.300 V	7.0 mV	15 mV	30 mV	−7.0 mV

### Table 5 (2 / 3)

	Oversbarge	Overdischerge	Discharge	Discharge	Load Short-	Charge	
	Overcharge Detection Delay Time [tcu]	ion Detection ime Delay Time	Overcurrent 1	Overcurrent 2	circuiting	Overcurrent	Power-saving
Product Name			Detection	Detection	Detection	Detection	Delay Time
			Delay Time	Delay Time	Delay Time	Delay Time	[t <sub>PS</sub> ]
			[t <sub>DIOV1</sub> ]	[t <sub>DIOV2</sub> ]	[tshort]	[tciov]	
S-82A2BAA-A8T2U7	1.0 s	64 ms	3.75 s	16 ms	280 μs	16 ms	2 ms

### Table 5 (3 / 3)

Product Name	PS Pin	PS Pin Internal Resistance	PS Pin Voltage "H" <sup>∗3</sup>	PS Pin Voltage "L"*4	0 V Battery
Product Name	Control Logic*1	Value*² [R <sub>PS</sub> ]	[V <sub>PSH</sub> ]	[V <sub>PSL</sub> ]	Charge*⁵
S-82A2BAA-A8T2U7	Active "H"	5 ΜΩ	$V_{DD} - 0.90 V$	Vss + 0.70 V	Inhibited

- \*1. PS pin control logic: Active "H", active "L"
- \*2. PS pin internal resistance value: 1 M $\Omega$  to 10 M $\Omega$  (1 M $\Omega$  step)
- \*3. PS pin voltage "H": Vss + 0.75 V, V<sub>DD</sub> 0.90 V
- **\*4.** PS pin voltage "L": V<sub>SS</sub> + 0.70 V, V<sub>DD</sub> 0.95 V
- \*5. 0 V battery charge: Enabled, inhibited

**Remark 1.** Please contact our sales representatives for products other than the above.

#### 3. 3 S-82A2C Series

### 3. 3. 1 HSNT-8(1616)

### Table 6 (1 / 3)

Product Name	Overcharge Detection Voltage [Vcu]	Overcharge Release Voltage [V <sub>CL</sub> ]	Overdischarge Detection Voltage [V <sub>DL</sub> ]	Overdischarge Release Voltage [V <sub>DU</sub> ]	Discharge Overcurrent 1 Detection Voltage [VDIOV1]	Discharge Overcurrent 2 Detection Voltage [VDIOV2]	Load Short- circuiting Detection Voltage [VSHORT]	Charge Overcurrent Detection Voltage [Vciov]
S-82A2CAA-A8T2U7	4.600 V	4.400 V	2.300 V	2.500 V	10.5 mV	15 mV	42 mV	–15.0 mV
S-82A2CAB-A8T2U7	4.600 V	4.400 V	2.300 V	2.500 V	10.5 mV	15 mV	42 mV	–15.0 mV

### Table 6 (2 / 3)

Product Name	Overcharge Detection Delay Time [tcu]	Overdischarge Detection Delay Time [t <sub>DL</sub> ]	Discharge Overcurrent 1 Detection Delay Time [tDIOV1]	Discharge Overcurrent 2 Detection Delay Time [tblov2]	Load Short- circuiting Detection Delay Time [tshort]	Charge Overcurrent Detection Delay Time [tciov]	Charge-discharge Inhibition Delay Time [tcтl]
S-82A2CAA-A8T2U7	1.0 s	64 ms	3.0 s	16 ms	280 μs	16 ms	48 ms
S-82A2CAB-A8T2U7	1.0 s	64 ms	3.0 s	16 ms	280 μs	16 ms	48 ms

### Table 6 (3 / 3)

Product Name	CTL Pin Control Logic*1	CTL Pin Internal Resistance Connection*2	CTL Pin Internal Resistance Value*3 [R <sub>CTL</sub> ]	CTL Pin Voltage "H"* <sup>4</sup> [V <sub>CTLH</sub> ]	CTL Pin Voltage "L"* <sup>5</sup> [Vcтll]	0 V Battery Charge*6	Power-down Function*7
S-82A2CAA-A8T2U7	Active "H"	Pull-down	5 ΜΩ	$V_{DD}-0.90\;V$	Vss + 0.70 V	Enabled	Unavailable
S-82A2CAB-A8T2U7	Active "H"	Pull-down	5 ΜΩ	$V_{DD}-0.90\;V$	Vss + 0.70 V	Inhibited	Unavailable

- \*1. CTL pin control logic: Active "H", active "L"
- \*2. CTL pin internal resistance connection: Pull-up, pull-down
- \*3. CTL pin internal resistance value: 1 M $\Omega$  to 10 M $\Omega$  (1 M $\Omega$  step)
- **\*4.** CTL pin voltage "H":  $V_{SS} + 0.75 \text{ V}$ ,  $V_{DD} 0.90 \text{ V}$
- \*5. CTL pin voltage "L":  $V_{SS} + 0.70 \text{ V}$ ,  $V_{DD} 0.95 \text{ V}$
- \*6. 0 V battery charge: Enabled, inhibited
- \*7. Power-down function: Available, unavailable

Remark 1. Please contact our sales representatives for products other than the above.

2. The delay times can be changed within the range listed in **Table 7**.

For details, please contact our sales representatives.

### Table 7

Delay Time	Symbol	Selection Range						Remark	
Overcharge detection delay time	t <sub>CU</sub>	256 ms	512 ms	1.0 s	1	_	1	Select a value from the left.	
Overdischarge detection delay time	$t_{DL}$	32 ms	64 ms	128 ms	ı	-	ı	Select a value from the left.	
Disabanca ayang mant 1 data tian		8 ms	16 ms	32 ms	64 ms	128 ms	256 ms		
Discharge overcurrent 1 detection	t <sub>DIOV1</sub>	512 ms	1.0 s	1.28 s	2.0 s	3.0 s	3.75 s	Select a value from the left.	
delay time		4.0 s	ı	1	1	1	ı		
Discharge overcurrent 2 detection delay time	t <sub>DIOV2</sub>	4 ms	8 ms	16 ms	32 ms	64 ms	128 ms	Select a value from the left.	
Load short-circuiting detection delay time	tshort	280 μs	530 μs	-	_	-	-	Select a value from the left.	
Charge overcurrent detection delay time	t <sub>CIOV</sub>	4 ms	8 ms	16 ms	32 ms	64 ms	128 ms	Select a value from the left.	
Charge-discharge inhibition delay time	tctl	2 ms	4 ms	48 ms	64 ms	128 ms	256 ms	Select a value from the left.	
Power-saving delay time	t <sub>PS</sub>	2 ms	4 ms	48 ms	64 ms	128 ms	256 ms	Select a value from the left.	

### **■** Pin Configuration

### 1. SNT-8A



Figure 3

Table 8 S-82A2A Series (Pin Configuration 1)

Pin No.	Symbol	Description
1	CTL	Input pin for charge-discharge control signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VINI	Overcurrent detection pin
6	VSS	Input pin for negative power supply, connection pin for negative voltage of battery 2
7	VC	Connection pin for negative voltage of battery 1, connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply, connection pin for positive voltage of battery 1

Table 9 S-82A2B Series

Pin No.	Symbol	Description
1	PS	Input pin for power-saving signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VINI	Overcurrent detection pin
6	VSS	Input pin for negative power supply, connection pin for negative voltage of battery 2
7	VC	Connection pin for negative voltage of battery 1, connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply, connection pin for positive voltage of battery 1

Table 10 S-82A2C Series (Pin Configuration 2)

Pin No.	Symbol	Description
1	CTL	Input pin for charge-discharge control signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VSS	Input pin for negative power supply,
	700	connection pin for negative voltage of battery 2
6	VINI	Overcurrent detection pin
7	VC	Connection pin for negative voltage of battery 1,
,	VC	connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply,
0	V D D	connection pin for positive voltage of battery 1

10 ABLIC Inc.

### 2. HSNT-8(1616)

Top view



Bottom view



Figure 4

Table 11 S-82A2A Series (Pin Configuration 1)

Pin No.	Symbol	Description
1	CTL	Input pin for charge-discharge control signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VINI	Overcurrent detection pin
6	vss	Input pin for negative power supply, connection pin for negative voltage of battery 2
7	VC	Connection pin for negative voltage of battery 1, connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply, connection pin for positive voltage of battery 1

Table 12 S-82A2B Series

Pin No.	Symbol	Description
1	PS	Input pin for power-saving signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VINI	Overcurrent detection pin
6	VSS	Input pin for negative power supply, connection pin for negative voltage of battery 2
7	VC	Connection pin for negative voltage of battery 1, connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply, connection pin for positive voltage of battery 1

Table 13 S-82A2C Series (Pin Configuration 2)

Pin No.	Symbol	Description
1	CTL	Input pin for charge-discharge control signal
2	VM	Input pin for external negative voltage
3	CO	Connection pin of charge control FET gate (CMOS output)
4	DO	Connection pin of discharge control FET gate (CMOS output)
5	VSS	Input pin for negative power supply,
	VSS	connection pin for negative voltage of battery 2
6	VINI	Overcurrent detection pin
7	VC	Connection pin for negative voltage of battery 1,
	VC	connection pin for positive voltage of battery 2
8	VDD	Input pin for positive power supply,
O	VDD	connection pin for positive voltage of battery 1

<sup>\*1.</sup> Connect the heat sink of backside at shadowed area to the board, and set electric potential open or V<sub>DD</sub>. However, do not use it as the function of electrode.

### ■ Absolute Maximum Ratings

Table 14

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V <sub>DS</sub>	VDD	$V_{SS} - 0.3$ to $V_{SS} + 12$	V
VC pin input voltage	Vvc	VC	$V_{DD} - 12$ to $V_{DD} + 0.3$	<b>V</b>
VINI pin input voltage	V <sub>VINI</sub>	VINI	$V_{DD} - 12$ to $V_{DD} + 0.3$	>
CTL pin input voltage (S-82A2A/C Series)	Vctl	CTL	$V_{DD} - 12$ to $V_{DD} + 0.3$	>
PS pin input voltage (S-82A2B Series)	V <sub>PS</sub>	PS	$V_{DD} - 12$ to $V_{DD} + 0.3$	>
VM pin input voltage	V <sub>VM</sub>	VM	$V_{DD}-28$ to $V_{DD}+0.3$	V
DO pin output voltage	$V_{DO}$	DO	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
CO pin output voltage	Vco	СО	$V_{VM} - 0.3$ to $V_{DD} + 0.3$	V
Operation ambient temperature	Topr	_	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	_	-55 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage.

These values must therefore not be exceeded under any conditions.

### **■** Thermal Resistance Value

Table 15

Item	Symbol	Condi	tion	Min.	Тур.	Max.	Unit
			Board A	_	211	1	°C/W
			Board B	-	173	ı	°C/W
		SNT-8A	Board C	-	ı	ı	°C/W
	θја		Board D	-	ı	ı	°C/W
lumption to analyse the model no sistem of *1			Board E	-	ı	ı	°C/W
Junction-to-ambient thermal resistance*1		HSNT-8(1616)	Board A	-	214	ı	°C/W
			Board B	-	172	ı	°C/W
			Board C	-	ı	ı	°C/W
			Board D	_	ı	ı	°C/W
			Board E	_	ı	ı	°C/W

<sup>1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

12 ABLIC Inc.

### **■** Electrical Characteristics

### 1. Ta = +25°C

Table 16 (1 / 2)

(Ta = +25°C unless otherwise specified)

(Ta = +25°C unless otherwise specified								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit	
Detection Voltage								
Overcharge detection voltage n	Vcun	_	V <sub>CU</sub> – 0.015	Vcu	V <sub>CU</sub> + 0.015	V	1	
	.,	V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> - 0.050	VcL	V <sub>CL</sub> + 0.050	V	1	
Overcharge release voltage n	V <sub>CLn</sub>	V <sub>CL</sub> = V <sub>CU</sub>	V <sub>CL</sub> - 0.020	VcL	V <sub>CL</sub> + 0.015	V	1	
Overdischarge detection voltage n	$V_{DLn}$	_	V <sub>DL</sub> – 0.050	$V_{DL}$	$V_{DL} + 0.050$	V	2	
	.,	$V_{DL} \neq V_{DU}$	V <sub>DU</sub> – 0.075	V <sub>DU</sub>	$V_{DU} + 0.075$	V	2	
Overdischarge release voltage n	$V_{DUn}$	$V_{DL} = V_{DU}$	$V_{DU} - 0.050$	V <sub>DU</sub>	$V_{DU} + 0.050$	V	2	
Discharge overcurrent 1 detection voltage	V <sub>DIOV1</sub>	-	V <sub>DIOV1</sub> – 1	V <sub>DIOV1</sub>	V <sub>DIOV1</sub> + 1	mV	5	
Discharge overcurrent 2 detection voltage	V <sub>DIOV2</sub>	-	V <sub>DIOV2</sub> – 3	V <sub>DIOV2</sub>	$V_{\text{DIOV2}} + 3$	mV	2	
Load short-circuiting detection voltage	Vshort	-	Vshort – 5	Vshort	Vshort + 5	mV	2	
Load short-circuiting 2 detection voltage	V <sub>SHORT2</sub>	-	$V_{\text{DD}}-1.2$	V <sub>DD</sub> – 0.9	$V_{\text{DD}}-0.6$	V	2	
Charge overcurrent detection voltage	Vciov	_	Vciov – 1	Vciov	V <sub>CIOV</sub> + 1	mV	2	
Discharge overcurrent release voltage	VRIOV	V1 = V2 = 3.4 V	VDD - 1.3	VDD - 1.2	V <sub>DD</sub> – 1.1	٧	5	
0 V Battery Charge								
0 V battery charge starting charger voltage	V <sub>0</sub> CHA	0 V battery charge enabled	0.7	1.1	1.5	V	4	
0 V battery charge inhibition battery voltage n	VoiNHn	0 V battery charge inhibited	1.00	1.25	1.40	٧	2	
Internal Resistance	I			1		1	ı	
Resistance between VDD pin and VM pin	Rvmd	V1 = V2 = 1.8 V, V <sub>VM</sub> = 0 V	1000	2500	5000	kΩ	3	
Resistance between VDD pin and VM pin 2	RvmD2	S-82A2B Series	12	18	24	kΩ	3	
Resistance between VM pin and VSS pin	Rvms	V1 = V2 = 3.4 V, V <sub>VM</sub> = 1.0 V	3.5	7	14	kΩ	3	
CTL pin internal resistance	Rctl	S-82A2A/C Series	RCTL $ imes 0.5$	RстL	Rctl × 2.0	МΩ	3	
PS pin internal resistance	Rps	S-82A2B Series	$R_{PS} \times 0.5$	Rps	Rps×2.0	МΩ	3	
Input Voltage								
Operation voltage between VDD pin and VSS pin	V <sub>DSOP1</sub>	-	1.5	_	10	V	_	
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	-	1.5	_	28	V	-	
CTL pin voltage "H"	Vctlh	S-82A2A/C Series	Vстьн — 0.3	Vстьн	Vctlh + 0.3	V	2	
CTL pin voltage "L"	Vctll	S-82A2A/C Series	V <sub>CTLL</sub> – 0.3	Vctll	V <sub>CTLL</sub> + 0.3	V	2	
PS pin voltage "H"	Vpsh	S-82A2B Series	VpsH - 0.3	VPSH	V <sub>PSH</sub> + 0.3	V	2	
PS pin voltage "L"	V <sub>PSL</sub>	S-82A2B Series	V <sub>PSL</sub> – 0.3	V <sub>PSL</sub>	V <sub>PSL</sub> + 0.3	V	2	

**Remark** n = 1, 2

### Table 16 (2 / 2)

(Ta = +25°C unless otherwise specified)

				(1a = +2)	5°C unless other	wise s	pecilied			
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit			
Input Current	Input Current									
Current consumption during	IOPE	V1 = V2 = 3.4 V,		3.0	6.0	μА	3			
operation	IOPE	$V_{VM} = 0 V$	_	3.0	0.0	μΑ	3			
VC pin current	lvc	V1 = V2 = 3.4 V, $V_{VM} = 0 V$	-0.1	0.0	0.1	μА	3			
Current consumption during	I <sub>PDN</sub>	V1 = V2 = 1.5 V,	_	_	50	nA	3			
power-down	IPDN	$V_{VM} = 3.0 V$	_		30	ш	3			
Current consumption during	IOPED	V1 = V2 = 1.5 V,		_	1.0	μА	3			
overdischarge	IOPED	$V_{VM} = 3.0 V$			1.0	μΛ	3			
Current consumption during	lee	C 02A2D Carias			F0	- A	3			
power-saving	lps	S-82A2B Series	_	_	50	nA	3			
Output Resistance		1			1					
CO pin resistance "H"	Rcoн	_	3	6	12	kΩ	4			
CO pin resistance "L"	Rcol	_	1.5	3	6	kΩ	4			
DO pin resistance "H"	Rоон	_	3.5	7	14	kΩ	4			
DO pin resistance "L"	RDOL	_	1	2	4	kΩ	4			
Delay Time										
Overcharge detection delay time	tcu	_	$t_{\text{CU}} \!  imes \! 0.7$	tcu	t <sub>CU</sub> × 1.3	_	5			
Overdischarge detection delay time	t <sub>DL</sub>	-	$t_{\text{DL}}\times 0.7$	t <sub>DL</sub>	$t_{DL} \times 1.3$	-	5			
Discharge overcurrent 1										
detection delay time	t <sub>DIOV1</sub>	_	$t_{\text{DIOV1}} \times 0.75$	t <sub>DIOV1</sub>	$t_{\text{DIOV1}} \times 1.25$	_	5			
Discharge overcurrent 2						+				
1	tdiov2	_	$t_{\text{DIOV2}}\!\times\!0.7$	t <sub>DIOV2</sub>	$t_{DIOV2} \times 1.3$	_	5			
detection delay time						<del>                                     </del>				
Load short-circuiting	tshort	_	$t_{ ext{SHORT}}  imes 0.7$	tshort	tshort × 1.3	_	5			
detection delay time					155					
Charge overcurrent	tciov		$t_{\text{CIOV}} \times 0.7$	tciov	t <sub>CIOV</sub> × 1.3	l _	5			
detection delay time	LCIOV		ICIOV X U.1	LCIOV	ICIOV X 1.3					
Charge-discharge inhibition		0.00404/0.0			, , , ,		-			
delay time	<b>t</b> CTL	S-82A2A/C Series	$t_{\text{CTL}} \times 0.7$	<b>t</b> ctl	tcт∟ × 1.3	_	5			
Power-saving delay time	tps	S-82A2B Series	$t_{PS} \times 0.7$	<b>t</b> ps	t <sub>PS</sub> × 1.3	-	5			

### 2. Ta = $-20^{\circ}$ C to $+60^{\circ}$ C<sup>\*1</sup>

Table 17 (1 / 2)

(Ta = -20°C to +60°C<sup>\*1</sup> unless otherwise specified)

		1	(1aZ	0 0 10 100	C · unless other	WISC 3	poomoa)		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit		
Detection Voltage									
Overcharge detection voltage n	Vcun	_	V <sub>CU</sub> - 0.020	Vcu	V <sub>CU</sub> + 0.020	V	1		
		V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> - 0.065	VcL	V <sub>CL</sub> + 0.057	V	1		
Overcharge release voltage n	VCLn	V <sub>CL</sub> = V <sub>CU</sub>	V <sub>CL</sub> - 0.025	V <sub>CL</sub>	V <sub>CL</sub> + 0.020	V	1		
Overdischarge detection voltage n	$V_{DLn}$	_	$V_{DL}-0.060$	V <sub>DL</sub>	$V_{DL} + 0.055$	V	2		
	.,	V <sub>DL</sub> ≠ V <sub>DU</sub>	V <sub>DU</sub> - 0.085	VDU	V <sub>DU</sub> + 0.080	V	2		
Overdischarge release voltage n	$V_{DUn}$	$V_{DL} = V_{DU}$	$V_{DU} - 0.060$	V <sub>DU</sub>	$V_{DU} + 0.055$	V	2		
Discharge overcurrent 1 detection voltage	V <sub>DIOV1</sub>	-	VDIOV1 - 1.5	V <sub>DIOV1</sub>	VDIOV1 + 1.5	mV	5		
Discharge overcurrent 2 detection voltage	V <sub>DIOV2</sub>	_	Vdiov2 – 3	V <sub>DIOV2</sub>	VdIOV2 + 3	mV	2		
Load short-circuiting detection voltage	Vshort	-	Vshort – 5	Vshort	Vshort + 5	mV	2		
Load short-circuiting 2 detection voltage	VsHORT2	-	V <sub>DD</sub> – 1.3	V <sub>DD</sub> - 0.9	V <sub>DD</sub> - 0.5	V	2		
Charge overcurrent detection voltage	Vciov	-	Vciov – 1.5	Vciov	Vciov + 1.5	mV	2		
Discharge overcurrent release voltage	V <sub>RIOV</sub>	V1 = V2 = 3.4 V	$V_{\text{DD}}-1.3$	V <sub>DD</sub> – 1.2	V <sub>DD</sub> – 1.1	V	5		
0 V Battery Charge									
0 V battery charge starting charger voltage	V <sub>0</sub> CHA	0 V battery charge enabled	0.5	1.1	1.7	V	4		
0 V battery charge inhibition battery voltage n	VoiNHn	0 V battery charge inhibited	1.00	1.25	1.40	V	2		
Internal Resistance	•						•		
Resistance between VDD pin and VM pin	R <sub>VMD</sub>	V1 = V2 = 1.8 V, V <sub>VM</sub> = 0 V	500	2500	7000	kΩ	3		
Resistance between VDD pin and VM pin 2	R <sub>VMD2</sub>	S-82A2B Series	8	18	30	kΩ	3		
Resistance between VM pin and VSS pin	R <sub>VMS</sub>	V1 = V2 = 1.5 V, $V_{VM} = 3.0 V$	3.5	7	14	kΩ	3		
CTL pin internal resistance	Rctl	S-82A2A/C Series	$R_{\text{CTL}} \times 0.25$	Rctl	$R_{\text{CTL}}  imes 3.0$	МΩ	3		
PS pin internal resistance	R <sub>PS</sub>	S-82A2B Series	$R_{PS} \times 0.25$	R <sub>PS</sub>	$R_{PS} \times 3.0$	$M\Omega$	3		
Input Voltage	1								
Operation voltage between VDD pin and VSS pin	V <sub>DSOP1</sub>	-	1.5	_	10	V	-		
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	-	1.5	_	28	V	_		
CTL pin voltage "H"	Vctlh	S-82A2A/C Series	V <sub>CTLH</sub> – 0.4	Vctlh	V <sub>CTLH</sub> + 0.4	V	2		
CTL pin voltage "L"	Vctll	S-82A2A/C Series	V <sub>CTLL</sub> – 0.4	Vctll	V <sub>CTLL</sub> + 0.4	V	2		
PS pin voltage "H"	V <sub>PSH</sub>	S-82A2B Series	V <sub>PSH</sub> - 0.4	V <sub>PSH</sub>	$V_{PSH} + 0.4$	V	2		
PS pin voltage "L"	V <sub>PSL</sub>	S-82A2B Series	$V_{PSL}-0.4$	V <sub>PSL</sub>	$V_{\text{PSL}} + 0.4$	V	2		

**Remark** n = 1, 2

### Table 17 (2 / 2)

(Ta = -20°C to +60°C<sup>\*1</sup> unless otherwise specified)

			(1a Z		C unless other	11100 0	<i>pooou</i>		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit		
Input Current									
Current consumption during operation	IOPE	V1 = V2 = 3.4 V, $V_{VM} = 0 V$	П	3.0	7.0	μА	3		
VC pin current	lvc	V1 = V2 = 3.4 V, V <sub>VM</sub> = 0 V	-0.1	0.0	0.1	μΑ	3		
Current consumption during power-down	I <sub>PDN</sub>	V1 = V2 = 1.5 V, $V_{VM} = 3.0 V$	-	-	100	nA	3		
Current consumption during overdischarge	IOPED	V1 = V2 = 1.5 V, V <sub>VM</sub> = 3.0 V	-	-	1.2	μА	3		
Current consumption during power-saving	IPS	S-82A2B Series	-	-	100	nA	3		
Output Resistance									
CO pin resistance "H"	Rсон	-	1.5	6	18	kΩ	4		
CO pin resistance "L"	Rcol	_	0.75	3	9	kΩ	4		
DO pin resistance "H"	Rоон	_	1.8	7	21	kΩ	4		
DO pin resistance "L"	RDOL	_	0.5	2	6	kΩ	4		
Delay Time									
Overcharge detection delay time	tcu	-	$t_{\text{CU}}\!\times\!0.6$	tcu	$t_{\text{CU}} \times 1.4$	_	5		
Overdischarge detection delay time	t <sub>DL</sub>	-	$t_{\text{DL}}\times 0.6$	t <sub>DL</sub>	t <sub>DL</sub> × 1.4	_	5		
Discharge overcurrent 1 detection delay time	t <sub>DIOV1</sub>	-	$t_{\text{DIOV1}} \times 0.65$	t <sub>DIOV1</sub>	t <sub>DIOV1</sub> × 1.35	-	5		
Discharge overcurrent 2 detection delay time	t <sub>DIOV2</sub>	-	$t_{\text{DIOV2}} \times 0.6$	tdiov2	t <sub>DIOV2</sub> × 1.4	_	5		
Load short-circuiting detection delay time	tshort	-	tshort × 0.6	tshort	tshort × 1.4	-	5		
Charge overcurrent detection delay time	tciov	-	t <sub>CIOV</sub> × 0.6	tciov	tciov × 1.4	_	5		
Charge-discharge inhibition delay time	<b>t</b> CTL	S-82A2A/C Series	tcTL × 0.6	tстL	t <sub>CTL</sub> × 1.4	-	5		
Power-saving delay time	tps	S-82A2B Series	$t_{\text{PS}} \times 0.6$	<b>t</b> PS	$t_{PS} \times 1.4$	_	5		

<sup>\*1.</sup> Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### 3. Ta = $-40^{\circ}$ C to $+85^{\circ}$ C<sup>\*1</sup>

Table 18 (1 / 2)

(Ta = -40°C to +85°C<sup>\*1</sup> unless otherwise specified)

		1	(1a <del>1</del>	0 0 10 103	C · unless other	WISC 3	poomoa)			
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit			
Detection Voltage										
Overcharge detection voltage n	V <sub>CUn</sub>	-	Vcu - 0.045	Vcu	Vcu + 0.030	V	1			
		V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> - 0.080	VcL	V <sub>CL</sub> + 0.060	V	1			
Overcharge release voltage n	VCLn	V <sub>CL</sub> = V <sub>CU</sub>	V <sub>CL</sub> – 0.050	VcL	V <sub>CL</sub> + 0.030	V	1			
Overdischarge detection voltage n	$V_{DLn}$	_	V <sub>DL</sub> – 0.060	$V_{DL}$	$V_{DL} + 0.060$	V	2			
0 11 1 11	.,	V <sub>DL</sub> ≠ V <sub>DU</sub>	V <sub>DU</sub> – 0.105	VDU	V <sub>DU</sub> + 0.085	V	2			
Overdischarge release voltage n	V <sub>DUn</sub>	$V_{DL} = V_{DU}$	$V_{\text{DU}}-0.080$	V <sub>DU</sub>	$V_{DU} + 0.060$	V	2			
Discharge overcurrent 1 detection voltage	V <sub>DIOV1</sub>	-	VDIOV1 - 1.5	V <sub>DIOV1</sub>	VDIOV1 + 1.5	mV	5			
Discharge overcurrent 2 detection voltage	V <sub>DIOV2</sub>	-	VDIOV2 – 3	V <sub>DIOV2</sub>	VDIOV2 + 3	mV	2			
Load short-circuiting detection voltage	Vshort	-	Vshort – 5	Vshort	Vshort + 5	mV	2			
Load short-circuiting 2 detection voltage	VsHORT2	-	V <sub>DD</sub> – 1.4	V <sub>DD</sub> - 0.9	V <sub>DD</sub> - 0.3	V	2			
Charge overcurrent detection voltage	Vciov	_	Vciov – 1.5	Vciov	Vciov + 1.5	mV	2			
Discharge overcurrent release voltage	V <sub>RIOV</sub>	V1 = V2 = 3.4 V	$V_{\text{DD}}-1.3$	V <sub>DD</sub> – 1.2	$V_{DD}-1.1$	V	5			
0 V Battery Charge										
0 V battery charge starting charger voltage	V <sub>0</sub> CHA	0 V battery charge enabled	0.5	1.1	1.7	V	4			
V battery charge inhibition     battery voltage n	VoiNHn	0 V battery charge inhibited	1.00	1.25	1.40	V	2			
Internal Resistance				1		1				
Resistance between VDD pin and VM pin	R <sub>VMD</sub>	V1 = V2 = 1.8 V, V <sub>VM</sub> = 0 V	500	2500	7000	kΩ	3			
Resistance between VDD pin and VM pin 2	R <sub>VMD2</sub>	S-82A2B Series	8	18	30	kΩ	3			
Resistance between VM pin and VSS pin	R <sub>VMS</sub>	V1 = V2 = 1.5 V, V <sub>VM</sub> = 3.0 V	3.5	7	14	kΩ	3			
CTL pin internal resistance	Rctl	S-82A2A/C Series	$R_{\text{CTL}} \times 0.25$	Rctl	R <sub>CTL</sub> × 3.0	МΩ	3			
PS pin internal resistance	R <sub>PS</sub>	S-82A2B Series	$R_{\text{PS}} \times 0.25$	R <sub>PS</sub>	$R_{PS} \times 3.0$	МΩ	3			
Input Voltage										
Operation voltage between VDD pin and VSS pin	V <sub>DSOP1</sub>	-	1.5	-	10	V	_			
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	_	1.5	-	28	V	-			
CTL pin voltage "H"	Vctlh	S-82A2A/C Series	V <sub>CTLH</sub> – 0.4	Vctlh	V <sub>CTLH</sub> + 0.4	V	2			
CTL pin voltage "L"	Vctll	S-82A2A/C Series	V <sub>CTLL</sub> – 0.4	Vctll	V <sub>CTLL</sub> + 0.4	V	2			
PS pin voltage "H"	V <sub>PSH</sub>	S-82A2B Series	V <sub>PSH</sub> - 0.4	V <sub>PSH</sub>	V <sub>PSH</sub> + 0.4	V	2			
PS pin voltage "L"	V <sub>PSL</sub>	S-82A2B Series	$V_{\text{PSL}}-0.4$	V <sub>PSL</sub>	$V_{PSL} + 0.4$	V	2			

**Remark** n = 1, 2

### Table 18 (2 / 2)

(Ta = -40°C to +85°C\*1 unless otherwise specified)

			(1a 1	0 0 10 100	C driless offici		<i>p</i> • • • · · · • • · <i>p</i>			
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit			
Input Current										
Current consumption during operation	IOPE	V1 = V2 = 3.4 V, V <sub>VM</sub> = 0 V	-	3.0	7.0	μА	3			
VC pin current	lvc	V1 = V2 = 3.4 V, V <sub>VM</sub> = 0 V	-0.15	0.0	0.15	μА	3			
Current consumption during power-down	I <sub>PDN</sub>	V1 = V2 = 1.5 V, V <sub>VM</sub> = 3.0 V	-	_	150	nA	3			
Current consumption during overdischarge	IOPED	V1 = V2 = 1.5 V, V <sub>VM</sub> = 3.0 V	-	_	1.2	μА	3			
Current consumption during power-saving	lps	S-82A2B Series	_	_	150	nA	3			
Output Resistance										
CO pin resistance "H"	Rсон	-	1.5	6	18	kΩ	4			
CO pin resistance "L"	Rcol	-	0.75	3	9	kΩ	4			
DO pin resistance "H"	Rоон	_	1.8	7	21	kΩ	4			
DO pin resistance "L"	RDOL	-	0.5	2	6	kΩ	4			
Delay Time										
Overcharge detection delay time	tcu	-	$t_{\text{CU}}\!\times\!0.4$	tcu	$t_{\text{CU}} \times 1.6$	_	5			
Overdischarge detection delay time	t <sub>DL</sub>	-	$t_{\text{DL}} \times 0.4$	t <sub>DL</sub>	$t_{\text{DL}}\times 1.6$	_	5			
Discharge overcurrent 1 detection delay time	t <sub>DIOV1</sub>	-	$t_{\text{DIOV1}} \times 0.4$	t <sub>DIOV1</sub>	$t_{\text{DIOV1}} \times 1.6$	_	5			
Discharge overcurrent 2 detection delay time	t <sub>DIOV2</sub>	-	$t_{\text{DIOV2}} \times 0.4$	t <sub>DIOV2</sub>	$t_{DIOV2} \times 1.6$	_	5			
Load short-circuiting detection delay time	tshort	-	$t_{\text{SHORT}} \times 0.4$	tshort	tshort × 1.6	_	5			
Charge overcurrent detection delay time	tciov	-	$t_{\text{CIOV}} \times 0.4$	tciov	$t_{\text{CIOV}} \times 1.6$	_	5			
Charge-discharge inhibition delay time	<b>t</b> CTL	S-82A2A/C Series	t <sub>CTL</sub> × 0.4	tстL	t <sub>CTL</sub> × 1.6	_	5			
Power-saving delay time	tps	S-82A2B Series	$t_{PS} \times 0.4$	<b>t</b> ps	$t_{PS} \times 1.6$	_	5			

**<sup>\*1.</sup>** Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

#### ■ Test Circuits

When CTL pin or PS pin control logic is active "H", SW1 and SW3 are turned off, SW2 and SW4 are turned on. When CTL pin or PS pin control logic is active "L", SW1 and SW3 are turned on, SW2 and SW4 are turned off.

Caution Unless otherwise specified, the output voltage levels "H" and "L" at CO pin (V<sub>CO</sub>) and DO pin (V<sub>DO</sub>) are judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the CO pin level with respect to V<sub>VM</sub> and the DO pin level with respect to V<sub>SS</sub>.

### Overcharge detection voltage, overcharge release voltage (Test circuit 1)

Overcharge detection voltage 1 ( $V_{CU1}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes from "H" to "L" when the voltage V1 is gradually increased after setting V1 = V2 =  $V_{CU} - 0.05$  V. Overcharge release voltage 1 ( $V_{CL1}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes from "L" to "H" when setting V2 = 3.4 V and when the voltage V1 is then gradually decreased. Overcharge hysteresis voltage 1 ( $V_{HC1}$ ) is defined as the difference between  $V_{CU1}$  and  $V_{CL1}$ .

Overcharge detection voltage 2 ( $V_{CU2}$ ), overcharge release voltage 2 ( $V_{CL2}$ ) and overcharge hysteresis voltage 2 ( $V_{HC2}$ ) can be determined in the same way.

# 2. Overdischarge detection voltage, overdischarge release voltage (Test circuit 2)

Overdischarge detection voltage 1 ( $V_{DL1}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "H" to "L" when the voltage V1 is gradually decreased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V. Overdischarge release voltage 1 ( $V_{DU1}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "L" to "H" when setting V3 = 0.01 V, V6 = V7 = 0 V and when the voltage V1 is then gradually increased. Overdischarge hysteresis voltage 1 ( $V_{HD1}$ ) is defined as the difference between  $V_{DU1}$  and  $V_{DL1}$ .

Overdischarge detection voltage 2 ( $V_{DL2}$ ), overdischarge release voltage 2 ( $V_{DU2}$ ) and overdischarge hysteresis voltage 2 ( $V_{HD2}$ ) can be determined in the same way.

# 3. Discharge overcurrent 1 detection voltage, discharge overcurrent release voltage (Test circuit 5)

Discharge overcurrent 1 detection voltage ( $V_{DIOV1}$ ) is defined as the voltage V6 at which delay time from when V6 is increased after setting V1 = V2 = 3.4 V, V3 = 1.0 V, V6 = V7 = 0 V to when  $V_{DO}$  goes from "H" to "L" is discharge overcurrent 1 detection delay time ( $t_{DIOV1}$ ). Discharge overcurrent release voltage ( $V_{RIOV}$ ) is defined as the voltage V3 at which  $V_{DO}$  goes from "L" to "H" when setting V3 = 6.8 V, V6 = 0 V and when the voltage V3 is then gradually decreased. When the voltage V3 falls below  $V_{RIOV}$ ,  $V_{DO}$  will go to "H" after 1.0 ms typ. and maintain "H" during load short-circuiting detection delay time ( $t_{SHORT}$ ).

# 4. Discharge overcurrent 2 detection voltage (Test circuit 2)

Discharge overcurrent 2 detection voltage ( $V_{DIOV2}$ ) is defined as the voltage V6 at which delay time from when V6 is increased after setting V1 = V2 = 3.4 V, V3 = 1.0 V, V6 = V7 = 0 V to when  $V_{DO}$  goes from "H" to "L" is discharge overcurrent 2 detection delay time ( $t_{DIOV2}$ ).

# 5. Load short-circuiting detection voltage (Test circuit 2)

Load short-circuiting detection voltage ( $V_{SHORT}$ ) is defined as the voltage V6 at which delay time from when V6 is increased after setting V1 = V2 = 3.4 V, V3 = 1.0 V, V6 = V7 = 0 V to when  $V_{DO}$  goes from "H" to "L" is  $t_{SHORT}$ .

# 6. Load short-circuiting 2 detection voltage (Test circuit 2)

Load short-circuiting 2 detection voltage ( $V_{SHORT2}$ ) is defined as the voltage V3 at which delay time from when V3 is increased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V to when  $V_{DO}$  goes from "H" to "L" is  $t_{SHORT}$ .

# 7. Charge overcurrent detection voltage (Test circuit 2)

Charge overcurrent detection voltage ( $V_{CIOV}$ ) is defined as the voltage V6 at which delay time from when V6 is decreased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V to when  $V_{CO}$  goes from "H" to "L" is charge overcurrent detection delay time ( $t_{CIOV}$ ).

# 8. CTL pin voltage "H", CTL pin voltage "L" (S-82A2A/C Series) (Test circuit 2)

### 8. 1 CTL pin control logic active "H"

The CTL pin voltage "H" ( $V_{CTLH}$ ) is defined as the voltage V7 at which  $V_{CO}$  and  $V_{DO}$  go from "H" to "L" when the voltage V7 is gradually increased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

After that, the CTL pin voltage "L" ( $V_{CTLL}$ ) is defined as the voltage V7 at which  $V_{CO}$  and  $V_{DO}$  go from "L" to "H" after V7 is gradually decreased.

### 8. 2 CTL pin control logic active "L"

 $V_{CTLL}$  is defined as the voltage difference between the voltage V7 and the voltage V1 + V2 (V1 + V2 – V7) at which  $V_{CO}$  and  $V_{DO}$  go from "H" to "L" when the voltage V7 is gradually increased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

After that,  $V_{CTLH}$  is defined as V1 + V2 – V7 at which  $V_{CO}$  and  $V_{DO}$  go from "L" to "H" after V7 is gradually decreased.

# 9. PS pin voltage "H", PS pin voltage "L" (S-82A2B Series) (Test circuit 2)

### 9. 1 PS pin control logic active "H"

The PS pin voltage "H" ( $V_{PSH}$ ) is defined as the voltage V7 at which  $V_{CO}$  and  $V_{DO}$  go from "H" to "L" when the voltage V7 is gradually increased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

After that, the PS pin voltage "L" ( $V_{PSL}$ ) is defined as the voltage V7 at which  $V_{CO}$  and  $V_{DO}$  go from "L" to "H" after V7 is gradually decreased.

### 9. 2 PS pin control logic active "L"

 $V_{PSL}$  is defined as the voltage difference between the voltage V7 and the voltage V1 + V2 (V1 + V2 – V7) at which V<sub>CO</sub> and V<sub>DO</sub> go from "H" to "L" when the voltage V7 is gradually increased after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

After that,  $V_{PSH}$  is defined as V1 + V2 - V7 at which  $V_{CO}$  and  $V_{DO}$  go from "L" to "H" after V7 is gradually decreased.

### Current consumption during operation (Test circuit 3)

The current consumption during operation ( $I_{DPE}$ ) is the current that flows through the VDD pin ( $I_{DD}$ ) under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V. However, the current flowing through the CTL pin or the PS pin internal resistance is excluded.

# 11. VC pin current (Test circuit 3)

The VC pin current ( $I_{VC}$ ) is the current that flows through the VC pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

# 12. Current consumption during power-down, current consumption during overdischarge (Test circuit 3)

#### 12. 1 With power-down function

The current consumption during power-down ( $I_{PDN}$ ) is  $I_{DD}$  under the set conditions of V1 = V2 = 1.5 V, V3 = 3.0 V, V6 = V7 = 0 V.

#### 12. 2 Without power-down function

The current consumption during overdischarge ( $I_{OPED}$ ) is  $I_{DD}$  under the set conditions of V1 = V2 = 1.5 V, V3 = 3.0 V, V6 = V7 = 0 V.

# 13. Current consumption during power-saving (S-82A2B Series) (Test circuit 3)

The current consumption during power-saving (I<sub>PS</sub>) is I<sub>DD</sub> under the set conditions of V1 = V2 = 3.4 V, V3 = 6.8 V, V6 = 0 V, V7 = 6.8 V.

# 14. Resistance between VDD pin and VM pin (Test circuit 3)

R<sub>VMD</sub> is the resistance between VDD pin and VM pin under the set conditions of V1 = V2 = 1.8 V, V3 = V6 = V7 = 0 V.

# 15. Resistance between VDD pin and VM pin 2 (S-82A2B Series) (Test circuit 3)

 $R_{VMD2}$  is the resistance between VDD pin and VM pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = 0 V, V7 = 6.8 V

# 16. Resistance between VM pin and VSS pin (Test circuit 3)

 $R_{VMS}$  is the resistance between VM pin and VSS pin when the voltage V6 is decreased to 0 V after setting V1 = V2 = 3.4 V, V3 = V6 = 1.0 V, V7 = 0 V.

# 17. CTL pin internal resistance (S-82A2A/C Series) (Test circuit 3)

#### 17. 1 CTL pin internal resistance connection "pull-up"

The CTL pin internal resistance ( $R_{CTL}$ ) is the resistance between CTL pin and VDD pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

### 17. 2 CTL pin internal resistance connection "pull-down"

 $R_{CTL}$  is the resistance between CTL pin and VSS pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = 0 V, V7 = 6.8 V.

### 18. PS pin internal resistance (S-82A2B Series) (Test circuit 3)

#### 18. 1 PS pin control logic active "H"

The PS pin internal resistance ( $R_{PS}$ ) is the resistance between PS pin and VDD pin when the voltage V7 is decreased to 3.4 V after setting V1 = V2 = 3.4 V, V3 = V6 = 0 V, V7 = 6.8 V.

### 18. 2 PS pin control logic active "L"

 $R_{PS}$  is the resistance between PS pin and VSS pin when the voltage V7 is increased to 3.4 V after setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V.

# 19. CO pin resistance "H" (Test circuit 4)

The CO pin resistance "H" (R<sub>COH</sub>) is the resistance between VDD pin and CO pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = 0 V, V4 = 6.4 V.

# 20. CO pin resistance "L" (Test circuit 4)

The CO pin resistance "L" ( $R_{COL}$ ) is the resistance between VM pin and CO pin under the set conditions of V1 = V2 = 4.9 V, V3 = V6 = 0 V, V4 = 0.4 V.

### 21. DO pin resistance "H"

(Test circuit 4)

The DO pin resistance "H" ( $R_{DOH}$ ) is the resistance between VDD pin and DO pin under the set conditions of V1 = V2 = 3.4 V, V3 = V6 = 0 V, V5 = 6.4 V.

# 22. DO pin resistance "L" (Test circuit 4)

The DO pin resistance "L" ( $R_{DOL}$ ) is the resistance between VSS pin and DO pin under the set conditions of V1 = V2 = 1.8 V, V3 = V6 = 0 V, V5 = 0.4 V.

# 23. Overcharge detection delay time (Test circuit 5)

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V1 is increased. The time interval from when the voltage V1 exceeds  $V_{CU}$  until  $V_{CO}$  goes to "L" is the overcharge detection delay time ( $t_{CU}$ ).

# 24. Overdischarge detection delay time (Test circuit 5)

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V1 is decreased. The time interval from when the voltage V1 falls below  $V_{DL}$  until  $V_{DO}$  goes to "L" is the overdischarge detection delay time ( $t_{DL}$ ).

# 25. Discharge overcurrent n detection delay time (Test circuit 5)

After setting V1 = V2 = 3.4 V, V3 = 1.0 V, V6 = V7 = 0 V, the voltage V6 is increased. The time interval from when the voltage V6 exceeds  $V_{DIOVn}$  until  $V_{DO}$  goes to "L" is the discharge overcurrent n detection delay time ( $t_{DIOVn}$ ).

# 26. Load short-circuiting detection delay time (Test circuit 5)

After setting V1 = V2 = 3.4 V, V3 = 1.0 V, V6 = V7 = 0 V, the voltage V6 is increased. The time interval from when the voltage V6 exceeds  $V_{SHORT}$  until  $V_{DO}$  goes to "L" is the load short-circuiting detection delay time ( $t_{SHORT}$ ).

# 27. Charge overcurrent detection delay time (Test circuit 5)

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V6 is decreased. The time interval from when the voltage V6 falls below  $V_{CIOV}$  until  $V_{CO}$  goes to "L" is the charge overcurrent detection delay time ( $t_{CIOV}$ ).

**Remark** n = 1, 2

22

# 28. Charge-discharge inhibition delay time (S-82A2A/C Series) (Test circuit 5)

### 28. 1 CTL pin control logic active "H"

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V7 is increased. The time interval from when the voltage V7 exceeds  $V_{CTLH}$  until  $V_{CO}$  and  $V_{DO}$  go to "L" is the charge-discharge inhibition delay time ( $t_{CTL}$ ).

#### 28. 2 CTL pin control logic active "L"

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V7 is increased. The time interval from when the voltage V1 + V2 – V7 falls below  $V_{CTLL}$  until  $V_{CO}$  and  $V_{DO}$  go to "L" is  $t_{CTL}$ .

# 29. Power-saving delay time (S-82A2B Series) (Test circuit 5)

### 29. 1 PS pin control logic active "H"

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V7 is increased. The time interval from when the voltage V7 exceeds  $V_{PSH}$  until  $V_{CO}$  and  $V_{DO}$  go to "L" is the power-saving delay time (tps).

### 29. 2 PS pin control logic active "L"

After setting V1 = V2 = 3.4 V, V3 = V6 = V7 = 0 V, the voltage V7 is increased. The time interval from when the voltage V1 + V2 - V7 falls below V<sub>PSL</sub> until V<sub>CO</sub> and V<sub>DO</sub> go to "L" is t<sub>PSL</sub>.


# 30. 0 V battery charge starting charger voltage (0 V battery charge enabled) (Test circuit 4)

The 0 V battery charge starting charger voltage ( $V_{0CHA}$ ) is defined as the absolute value of voltage V3 at which the current flowing through the CO pin ( $I_{CO}$ ) exceeds 1.0  $\mu$ A when the voltage V3 is gradually decreased after setting V1 = V2 = V6 = 0 V, V3 = V4 = -0.5 V.

# 31. 0 V battery charge inhibition battery voltage n (0 V battery charge inhibited) (Test circuit 2)

The 0 V battery charge inhibition battery voltage n ( $V_{0INHn}$ ) is defined as the voltage Vn at which  $V_{CO}$  goes to "L" ( $V_{CO} = V_{VM}$ ) when the voltage Vn is gradually decreased after setting V1 = V2 = 1.5 V, V3 = -1.0 V, V6 = V7 = 0 V.

Remark n = 1, 2



VI VC VS VM SW3 SW2
VINI DO CO IVM A
V3 T
V6 V3 T

Figure 7 Test Circuit 3

Figure 8 Test Circuit 4




Figure 9 Test Circuit 5

24 ABLIC Inc.

### Operation

Remark Refer to "■ Battery Protection IC Connection Example".

#### 1. Normal status

This IC monitors the voltage of the battery connected between VDD pin and VC pin, VC pin and VSS pin, and the voltage between VINI pin and VSS pin to control charging and discharging.

When the battery voltage is in the range from overdischarge detection voltage ( $V_{DL}$ ) to overcharge detection voltage ( $V_{CIOV}$ ), the VINI pin voltage is in the range from charge overcurrent detection voltage ( $V_{CIOV}$ ) to discharge overcurrent 1 detection voltage ( $V_{DIOV1}$ ), both charge and discharge control FETs are turned on. This status is called the normal status, and in this condition charging and discharging can be carried out freely.

Also, for the S-82A2A/C Series, input the voltage that releases the charge-discharge inhibition status to the CTL pin<sup>\*1</sup>, and for the S-82A2B Series, input the voltage that releases the power-saving status to the PS pin<sup>\*2</sup>.

The resistance between VDD pin and VM pin (R<sub>VMD</sub>), and the resistance between VM pin and VSS pin (R<sub>VMS</sub>) are not connected in the normal status.

- \*1. Refer to "6. Charge-discharge inhibition status (S-82A2A/C Series)".
- \*2. Refer to "7. Power-saving status (S-82A2B Series)".

Caution After the battery is connected, discharging may not be carried out. In this case, this IC returns to the normal status by connecting a charger.

#### 2. Overcharge status

### 2. 1 V<sub>CL</sub> ≠ V<sub>CU</sub> (Product in which overcharge release voltage differs from overcharge detection voltage)

When the battery voltage becomes higher than V<sub>CU</sub> during charging in the normal status and the condition continues for the overcharge detection delay time (t<sub>CU</sub>) or longer, the charge control FET is turned off and charging is stopped. This status is called the overcharge status.

The overcharge status is released in the following two cases.

- (1) In the case that the VM pin voltage is lower than 0.35 V typ., this IC releases the overcharge status when the battery voltage falls below overcharge release voltage (V<sub>CL</sub>).
- (2) In the case that the VM pin voltage is equal to or higher than 0.35 V typ., this IC releases the overcharge status when the battery voltage falls below  $V_{\text{CU}}$ .

When the discharge is started by connecting a load after the overcharge detection, the VM pin voltage rises by the  $V_f$  voltage of the internal parasitic diode than the VSS pin voltage, because the discharge current flows through the parasitic diode in the charge control FET. If this VM pin voltage is equal to or higher than 0.35 V typ., this IC releases the overcharge status when the battery voltage is equal to or lower than  $V_{CU}$ .

Caution If the battery is charged to a voltage higher than  $V_{\text{CU}}$  and the battery voltage does not fall below  $V_{\text{CU}}$  even when a heavy load is connected, discharge overcurrent detection and load short-circuiting detection do not function until the battery voltage falls below  $V_{\text{CU}}$ . Since an actual battery has an internal impedance of tens of  $m\Omega$ , the battery voltage drops immediately after a heavy load that causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting detection function.

#### 2. 2 V<sub>CL</sub> = V<sub>CU</sub> (Product in which overcharge release voltage is the same as overcharge detection voltage)

When the battery voltage becomes higher than V<sub>CU</sub> during charging in the normal status and the condition continues for t<sub>CU</sub> or longer, the charge control FET is turned off and charging is stopped. This status is called the overcharge status.

In the case that the VM pin voltage is equal to or higher than 0.35 V typ. and the battery voltage falls below  $V_{\text{CU}}$ , this IC releases the overcharge status.

When the discharge is started by connecting a load after the overcharge detection, the VM pin voltage rises by the  $V_f$  voltage of the internal parasitic diode than the VSS pin voltage, because the discharge current flows through the parasitic diode in the charge control FET. If this VM pin voltage is equal to or higher than 0.35 V typ., this IC releases the overcharge status when the battery voltage is equal to or lower than  $V_{CU}$ .

- Caution 1. If the battery is charged to a voltage higher than V<sub>CU</sub> and the battery voltage does not fall below V<sub>CU</sub> even when a heavy load is connected, discharge overcurrent detection and load short-circuiting detection do not function until the battery voltage falls below V<sub>CU</sub>. Since an actual battery has an internal impedance of tens of mΩ, the battery voltage drops immediately after a heavy load that causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting detection function.
  - 2. When a charger is connected after overcharge detection, the overcharge status is not released even if the battery voltage is below V<sub>CL</sub>. The overcharge status is released when the discharge current flows and the VM pin voltage goes over 0.35 V typ. by removing the charger.

### 3. Overdischarge status

When the battery voltage falls below  $V_{DL}$  during discharging in the normal status and the condition continues for the overdischarge detection delay time ( $t_{DL}$ ) or longer, the discharge control FET is turned off and discharging is stopped. This status is called the overdischarge status.

Under the overdischarge status, VDD pin and VM pin are shorted by  $R_{VMD}$  in this IC. The VM pin voltage is pulled up by  $R_{VMD}$ .

When connecting a charger in the overdischarge status, the battery voltage reaches  $V_{DL}$  or higher and this IC releases the overdischarge status if the VM pin voltage is below 0 V typ.

The battery voltage reaches the overdischarge release voltage ( $V_{DU}$ ) or higher and this IC releases the overdischarge status if the VM pin voltage is not below 0 V typ.

R<sub>VMS</sub> is not connected in the overdischarge status.

### 3. 1 With power-down function

Under the overdischarge status, when the VM pin voltage is 0.7 V typ. or higher, the power-down function works and the current consumption is reduced to the current consumption during power-down (I<sub>PDN</sub>). By connecting a battery charger, the power-down function is released when the VM pin voltage is 0.7 V typ. or lower.

- When a battery is not connected to a charger and the VM pin voltage ≥ 0.7 V typ., this IC maintains the overdischarge status even when the battery voltage reaches V<sub>DU</sub> or higher.
- When a battery is connected to a charger and 0.7 V typ. > the VM pin voltage > 0 V typ., the battery voltage reaches V<sub>DU</sub> or higher and this IC releases the overdischarge status.
- When a battery is connected to a charger and 0 V typ. ≥ the VM pin voltage, the battery voltage reaches V<sub>DL</sub> or higher and this IC releases the overdischarge status.

#### 3. 2 Without power-down function

26

Under the overdischarge status, the power-down function does not work even when the VM pin voltage is 0.7 V typ. or higher.

- When a battery is not connected to a charger and the VM pin voltage ≥ 0.7 V typ., the battery voltage reaches V<sub>DU</sub>
  or higher and this IC releases the overdischarge status.
- When a battery is connected to a charger and 0.7 V typ. > the VM pin voltage > 0 V typ., the battery voltage reaches V<sub>DU</sub> or higher and this IC releases the overdischarge status.
- When a battery is connected to a charger and 0 V typ. ≥ the VM pin voltage, the battery voltage reaches V<sub>DL</sub> or higher and this IC releases the overdischarge status.

### Discharge overcurrent status (discharge overcurrent 1, discharge overcurrent 2, load short- circuiting, load short-circuiting 2)

#### 4. 1 Discharge overcurrent 1, discharge overcurrent 2, load short-circuiting

When a battery in the normal status is in the status where the VINI pin voltage is equal to or higher than  $V_{DIOV1}$  because the discharge current is equal to or higher than the specified value and the status continues for the discharge overcurrent 1 detection delay time ( $t_{DIOV1}$ ) or longer, the discharge control FET is turned off and discharging is stopped. This status is called the discharge overcurrent status.

Under the discharge overcurrent status, VM pin and VSS pin are shorted by R<sub>VMS</sub> in this IC. However, the VM pin voltage is the VDD pin voltage due to the load as long as the load is connected. When the load is disconnected, VM pin returns to the VSS pin voltage.

When the VM pin voltage returns to V<sub>RIOV</sub> or lower, this IC releases the discharge overcurrent status.

R<sub>VMD</sub> is not connected in the discharge overcurrent status.

### 4. 2 Load short-circuiting 2

When a battery in the normal status is in the status where a load causing discharge overcurrent is connected, and the VM pin voltage is equal to or higher than V<sub>SHORT2</sub> and the status continues for the load short-circuiting detection delay time (t<sub>SHORT</sub>) or longer, the discharge control FET is turned off and discharging is stopped. This status is called the discharge overcurrent status.

This IC releases the discharge overcurrent status in the same way as in "4.1 Discharge overcurrent 1, discharge overcurrent 2, load short-circuiting".

### 5. Charge overcurrent status

When a battery in the normal status is in the status where the VINI pin voltage is equal to or lower than  $V_{CIOV}$  because the charge current is equal to or higher than the specified value and the status continues for the charge overcurrent detection delay time ( $t_{CIOV}$ ) or longer, the charge control FET is turned off and charging is stopped. This status is called the charge overcurrent status.

This IC releases the charge overcurrent status when the discharge current flows and the VM pin voltage is 0.35 V typ. or higher by removing the charger.

The charge overcurrent detection does not function in the overdischarge status.

### 6. Charge-discharge inhibition status (S-82A2A/C Series)

#### 6. 1 CTL pin control logic active "H"

When the CTL pin voltage is equal to or higher than CTL pin voltage "H" (VCTLH) and the status continues for the charge-discharge inhibition delay time (tCTL) or longer, the charge control FET and the discharge control FET are turned off, and charging and discharging are stopped. This status is called the charge-discharge inhibition status. This IC releases charge-discharge inhibition status when the CTL pin voltage is equal to or lower than CTL pin voltage "L" (VCTLL).

#### 6. 2 CTL pin control logic active "L"

When the CTL pin voltage is equal to or lower than  $V_{\text{CTLL}}$  and the status continues for  $t_{\text{CTL}}$  or longer, the charge control FET and the discharge control FET are turned off, and charging and discharging are stopped. This status is called the charge-discharge inhibition status.

This IC releases charge-discharge inhibition status when the CTL pin voltage is equal to or higher than VCTLH.

### 6. 3 CTL pin internal resistance connection

#### 6. 3. 1 CTL pin internal resistance connection "pull-up"

The CTL pin is shorted to the VDD pin by the CTL pin internal resistance (RCTL).

#### 6. 3. 2 CTL pin internal resistance connection "pull-down"

The CTL pin is shorted to the VSS pin by RCTL.

When the power-down function works, R<sub>CTL</sub> is disconnected, and the input current and the output current to the CTL pin are cut off.

The charge-discharge control by the CTL pin does not function in the overdischarge status.

### Power-saving status (S-82A2B Series)

#### 7. 1 PS pin control logic active "H"

When the PS pin voltage is equal to or higher than PS pin voltage "H" (V<sub>PSH</sub>) and the status continues for the power-saving delay time (t<sub>PS</sub>) or longer, the charge control FET and the discharge control FET are turned off, and charging and discharging are stopped. This status is called the power-saving status.

In the power-saving status, PS pin internal resistance ( $R_{PS}$ ) is shorted to the VDD pin, and the VM pin is pulled-up by resistance between VDD pin and VM pin 2 ( $R_{VMD2}$ ) and is shorted to the VDD pin, reducing current consumption down to current consumption during power-saving ( $I_{PS}$ ).

When PS pin voltage falls below PS pin voltage "L" ( $V_{PSL}$ ), power-saving status is released and  $R_{PS}$  is shorted to the VSS pin. At this time,  $R_{VMD2}$  is not connected.

### 7. 2 PS pin control logic active "L"

When the PS pin voltage is equal to or lower than V<sub>PSL</sub> and the status continues for t<sub>PS</sub> or longer, the charge control FET and the discharge control FET are turned off, and charging and discharging are stopped. This status is called the power-saving status.

In the power-saving status,  $R_{PS}$  is shorted to the VSS pin, and the VM pin is pulled-up by  $R_{VMD2}$  and is shorted to the VDD pin, reducing current consumption down to  $I_{PS}$ .

When PS pin voltage falls below  $V_{PSL}$ , power-saving status is released and  $R_{PS}$  is shorted to the VDD pin. At this time,  $R_{VMD2}$  is not connected.

When the power-down function works, R<sub>PS</sub> is disconnected, and the input current and the output current to the PS pin are cut off.

The charge-discharge control by the PS pin does not function in the overcharge status and the overdischarge status.

#### 8. 0 V battery charge enabled

This function is used to recharge a connected battery whose voltage is 0 V due to self-discharge. When the 0 V battery charge starting charger voltage (V<sub>OCHA</sub>) or a higher voltage is applied between the EB+ and EB- pins by connecting a charger, the charge control FET gate is fixed to the VDD pin voltage.

When the voltage between the gate and source of the charge control FET becomes equal to or higher than the threshold voltage due to the charger voltage, the charge control FET is turned on to start charging. At this time, the discharge control FET is off and the charging current flows through the internal parasitic diode in the discharge control FET. When the battery voltage becomes equal to or higher than V<sub>DL</sub>, this IC returns to the normal status.

- Caution 1. Some battery providers do not recommend charging for a completely self-discharged lithium-ion rechargeable battery. It depends on the characteristics of the lithium-ion rechargeable battery to be used; therefore, please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge.
  - 2. The 0 V battery charge has higher priority than the charge overcurrent detection function. Consequently, a product in which use of the 0 V battery charge is enabled charges a battery forcibly and the charge overcurrent cannot be detected when the battery voltage is lower than V<sub>DL</sub>.

#### 9. 0 V battery charge inhibited

This function inhibits charging when a battery that is internally short-circuited (0 V battery) is connected. When the battery voltage is the 0 V battery charge inhibition battery voltage ( $V_{OINH}$ ) or lower, the charge control FET gate is fixed to the EB– pin voltage to inhibit charging. When the battery voltage is  $V_{OINH}$  or higher, charging can be performed.

Caution Some battery providers do not recommend charging for a completely self-discharged lithium-ion rechargeable battery. It depends on the characteristics of the lithium-ion rechargeable battery to be used; therefore, please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge.

### 10. Delay circuit

The detection delay times are determined by dividing a clock of approximately 4 kHz by the counter.

**Remark** t<sub>DIOV1</sub>, t<sub>DIOV2</sub> and t<sub>SHORT</sub> start when V<sub>DIOV1</sub> is detected. When V<sub>DIOV2</sub> or V<sub>SHORT</sub> is detected over t<sub>DIOV2</sub> or t<sub>SHORT</sub> after the detection of V<sub>DIOV1</sub>, this IC turns the discharge control FET off within t<sub>DIOV2</sub> or t<sub>SHORT</sub> of each detection.





Figure 10

### **■** Timing Charts

### 1. Overcharge detection, overdischarge detection




- \*1. (1): Normal status
  - (2): Overcharge status
  - (3): Overdischarge status

Remark 1. The charger is assumed to charge with a constant current.

Figure 11

### 2. Discharge overcurrent detection




\*1. (1): Normal status

(2): Discharge overcurrent status

Remark n = 1, 2

Figure 12

### 3. Charge overcurrent detection




- \*1. (1): Normal status
  - (2): Charge overcurrent status
  - (3): Overdischarge status

**Remark 1.** The charger is assumed to charge with a constant current.

Figure 13

### 4. Charge-discharge inhibition operation (S-82A2A/C Series)




- \*1. (1): Normal status
  - (2): Charge-discharge inhibition status
  - (3): Overdischarge status

Remark 1. The charger is assumed to charge with a constant current.

Figure 14
ABLIC Inc.

### 5. Power-saving operation (S-82A2B Series)



- \*1. (1): Normal status
  - (2): Power-saving status
  - (3): Overdischarge status

Remark 1. The charger is assumed to charge with a constant current.

### ■ Battery Protection IC Connection Example




Figure 16

**Table 19 Constants for External Components** 

Symbol	Part	Purpose	Min.	Тур.	Max.	Remark
FET1	N-channel MOS FET	Discharge control	-	-	_	Threshold voltage ≤ Overdischarge detection voltage*1
FET2	N-channel MOS FET	Charge control	_	1	_	Threshold voltage ≤ Overdischarge detection voltage*1
R1, R2	Resistor	ESD protection, For power fluctuation	100 Ω	100 Ω	150 Ω*2	-
C1, C2	Capacitor	For power fluctuation	0.068 μF	0.1 μF	1.0 μF	_
R3	Resistor	ESD protection, Protection for reverse connection of a charger	300 Ω	1.0 kΩ	1.5 kΩ	-
R4	Resistor	Overcurrent detection	_	1 m $\Omega$	_	_
R5	Resistor	CTL / PS pin input protection	_	1 kΩ	_	_

<sup>\*1.</sup> If a FET with a threshold voltage equal to or higher than the overdischarge detection voltage is used, discharging may be stopped before overdischarge is detected.

### Caution 1. The constants may be changed without notice.

It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.

<sup>\*2.</sup> Accuracy of overcharge detection voltage is guaranteed by R1 = 100  $\Omega$ . Connecting resistors with other values will worsen the accuracy.

Rev.2.2\_00


### ■ Precautions

- The application conditions for the input voltage, output voltage, and load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


# ■ Characteristics (Typical Data)

#### 1. Current consumption


#### 1. 1 IOPE vs. Ta




#### 1. 2 lvc vs. Ta



1. 3 IPDN vs. Ta




1. 4 loped vs. Ta




#### 1. 5 IOPE VS. VDD


#### 1. 5. 1 With power-down function




1. 5. 2 Without power-down function



1. 6 I<sub>PS</sub> vs. Ta (S-82A2B Series)




1. 7 I<sub>PS</sub> vs. V<sub>DD</sub> (S-82A2B Series)




#### 2. Detection voltage, release voltage


2. 1 V<sub>CUn</sub> vs. Ta




2. 2 V<sub>CLn</sub> vs. Ta




2. 3 V<sub>DLn</sub> vs. Ta



2. 4 V<sub>DUn</sub> vs. Ta




 $\textbf{2. 5} \quad \textbf{V}_{\text{DIOV1}} \ \textbf{vs. V}_{\text{DD}}$ 




 $\textbf{2. 6} \quad \textbf{V}_{\text{DIOV1}} \ \textbf{vs. Ta}$ 


VDIOV1 [mV]



 $2. \ 7 \quad V_{\text{DIOV2}} \ vs. \ V_{\text{DD}}$ 




2. 8 V<sub>DIOV2</sub> vs. Ta




**Remark** n = 1, 2


2. 9 VSHORT VS. VDD




2. 10 V<sub>SHORT</sub> vs. Ta



2. 11 V<sub>CIOV</sub> vs. V<sub>DD</sub>




2. 12 V<sub>CIOV</sub> vs. Ta




#### 3. Delay time


#### 3. 1 tcu vs. Ta




3. 2 t<sub>DL</sub> vs. Ta




3. 3  $t_{\text{DIOV1}}$  vs.  $V_{\text{DD}}$ 




3. 4 t<sub>DIOV1</sub> vs. Ta




3. 5  $t_{DIOV2}$  vs.  $V_{DD}$ 




3. 6 t<sub>DIOV2</sub> vs. Ta




3. 7 t<sub>SHORT</sub> vs. V<sub>DD</sub>




3.8 t<sub>SHORT</sub> vs. Ta




3. 9 tciov vs. VDD




3. 10 tciov vs. Ta




3. 11 t<sub>CTL</sub> vs. V<sub>DD</sub> (S-82A2A/C Series)




3. 12 t<sub>CTL</sub> vs. Ta (S-82A2A/C Series)



3. 13 t<sub>PS</sub> vs. V<sub>DD</sub> (S-82A2B Series)




3. 14 t<sub>PS</sub> vs. Ta (S-82A2B Series)




#### 4. Output resistance


#### 4. 1 Rcon vs. Vco




4. 2 Rcol vs. Vco



4. 3 RDOH vs. VDO




#### 4. 4 RDOL vs. VDO



#### ■ Marking Specifications

#### 1. SNT-8A



(1): Blank

(2) to (4): Product code (Refer to **Product name vs. Product code**)

(5), (6): Blank (7) to (11): Lot number

#### Product name vs. Product code


#### 1. 1 S-82A2A Series

Product Name	Product Code			
Product Name	(2)	(3)	(4)	
S-82A2AAA-I8T1U7	9	D	Α	

#### 1. 2 S-82A2B Series

Due deset Names	Product Code			
Product Name	(2)	(3)	(4)	
S-82A2BAA-I8T1U7	9	D	Н	

#### 2. HSNT-8(1616)



(1): Blank

(2) to (4): Product code (Refer to Product name vs. Product code)

(5) to (7): Lot number

#### Product name vs. Product code

#### 2. 1 S-82A2A Series

Product Name	Product Code			
Product Name	(2)	(3)	(4)	
S-82A2AAA-A8T2U7	9	D	Α	
S-82A2AAF-A8T2U7	9	D	J	

### 2. 2 S-82A2B Series


Product Name	Product Code			
Product Name	(2)	(3)	(4)	
S-82A2BAA-A8T2U7	9	D	Н	

#### 2. 3 S-82A2C Series

Due do et Name	Product Code			
Product Name	(2)	(3)	(4)	
S-82A2CAA-A8T2U7	9	D	В	
S-82A2CAB-A8T2U7	9	D	D	


# **■** Power Dissipation

#### SNT-8A



Board	Power Dissipation (P <sub>D</sub> )
Α	0.47 W
В	0.58 W
С	_
D	_
Е	_

#### **HSNT-8(1616)**




Board	Power Dissipation (P <sub>D</sub> )
А	0.47 W
В	0.58 W
С	_
D	_
Е	_

# **SNT-8A** Test Board


# (1) Board A





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
	1	Land pattern and wiring for testing: t0.070
Copper foil layer [mm]	2	-
Copper foil layer [mm]	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

### (2) Board B




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SNT8A-A-Board-SD-1.0

# HSNT-8(1616) Test Board


O IC Mount Area

# (1) Board A




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-


# (2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-


No. HSNT8-B-Board-SD-1.0






# No. PH008-A-P-SD-2.1


TITLE	SNT-8A-A-PKG Dimensions	
No.	PH008-A-P-SD-2.1	
ANGLE	<b>\$</b>	
UNIT	mm	
ABLIC Inc.		






# No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape		
No.	PH008-A-C-SD-2.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



# No. PH008-A-R-SD-2.0


TITLE	SNT-	8A-A-Re	el
No.	PH008-A-R-SD-2.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



- ※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 ※2. パッケージ中央にランドパターンを広げないでください (1.96 mm ~ 2.06 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- X1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- \*2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm~2.06 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
  - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation
No.	PH008-A-L-SD-4.1
ANGLE	
UNIT	mm
ABLIC Inc.	







The heat sink of back side has different electric potential depending on the product.
 Confirm specifications of each product.
 Do not use it as the function of electrode.

# No. PY008-A-P-SD-1.0


TITLE	HSNT-8-B-PKG Dimensions
No.	PY008-A-P-SD-1.0
ANGLE	<b>\$</b>
UNIT	mm
ABLIC Inc.	





# No. PY008-A-C-SD-1.0


TITLE	HSNT-8-B-Carrier Tape
No.	PY008-A-C-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	



# No. PY008-A-R-SD-1.0

TITLE	HSNT-8-	B-Ree	l
No.	PY008-A-	R-SD-1	.0
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			


#### **Land Pattern**



Caution It is recommended to solder the heat sink to a board in order to ensure the heat radiation.

放熱性を確保する為に、PKGの裏面放熱板(ヒートシンク)を基板に 注意 半田付けする事を推奨いたします。

#### Metal Mask Pattern



- Caution ① Mask aperture ratio of the lead mounting part is 100%.
  - 2 Mask aperture ratio of the heat sink mounting part is 40%.
  - 3 Mask thickness: t0.12 mm

注意 ①リード実装部のマスク開口率は100%です。

- ②放熱板実装のマスク開口率は40%です。
- ③マスク厚み: t0.12 mm

No. PY008-A-L-SD-1.0

TITLE	HSNT-8-B -Land Recommendation
No.	PY008-A-L-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **ABLIC**:

<u>S-82A2AAA-A8T2U S-82A2AAA-I8T1U S-82A2BAA-A8T2U S-82A2BAA-I8T1U S-82A2AAA-A8T2U7 S-82A2BAA-A8T2U7 S-82A2BAA-A8T2U7 S-82A2BAA-I8T1U7</u>