

# Serial EEPROM Series Standard EEPROM Plug & Play EEPROM **BU9883FV-W**


## ●General Description

BU9883FV-W is for DDC 3 ports, 2K x 8 bit array 3 BANK EEPROM.


## ●Features

- There are 3 BANKs, 1 BANK compose of 256 word address x 8 bit EEPROM
- There are 3 DDC interface channels, and each channel can access each BANK independently from other ports.
- 2K bit X 3 BANK memory bits can be accessed from write port (Port0).
- Operate voltage (3.0V to 5.5V)
- Built in diode for power supply from HDMI ports and system.
- Automatic erase
- 8 byte page write mode
- Low power consumption
  - At write action ( 5.0V ) : 1.2mA (Typ.)
  - At read action (5.0V) : 0.2mA(Typ.) 1port action
  - At Standby action ( 5.0V ) : 50μA(Typ.)
- DATA security
- Write Protect pin can switch write port
- Inhibit to WRITE at low Vcc
- Endurance : 1,000,000 erase/write cycles
- Data retention 40 years
- Filtered inputs in all SCL · SDA for noise suppression
- Shipment data all address FFh

## ●Package W(Typ.) x D(Typ.) x H(Max.)



## ●Typical Application Circuit



○Product structure : Silicon monolithic integrated circuit ○This product is not designed protection against radioactive rays

www.rohm.com

© 2012 ROHM Co., Ltd. All rights reserved.  
 TSZ22111 · 14 · 001

**●Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Rating	Unit	Remarks
Supply Voltage	V <sub>CC</sub>	-0.3 to 6.5	V	
Power Dissipation	P <sub>d</sub>	0.4	W	Degradation is done at 3.0mW/°C for operation above 25°C
Storage Temperature	T <sub>stg</sub>	-65 to 125	°C	
Operating Temperature	T <sub>opr</sub>	-40 to 85	°C	
Terminal Voltage	-	-0.3 to V <sub>CC</sub> +0.3	V	The Max value of terminal voltage is not over 6.5V

**●Memory cell characteristics (Ta=25°C, V<sub>CC0</sub> to 3 = 3.0V to 5.5V)**

Parameter	Specification			Unit
	Min.	Typ.	Max.	
Write/Erase Cycle *1	1,000,000	-	-	Cycles
Data Retention *1	40	-	-	Years

\*1:Not 100% TESTED

**●Recommended Operating Ratings**

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	3.0 to 5.5	V
Input Voltage	V <sub>IN</sub>	0 to V <sub>CC0</sub> to 3	

**●Input/output capacity (Ta=25°C, Frequency=5MHz)**

Parameter	Symbol	Min.	Typ.	Max.	Unit
SDA pins (SDA0,1,2,3) *1	C <sub>IN</sub>	-	7	-	pF
SCL pins (SCL0,1,2,3) *1	C <sub>IN2</sub>	-	7	-	pF

\*1:Not 100% TESTED

**●Electrical characteristics -DC operating (Unless otherwise specified, Ta=-40°C to 85°C, V<sub>CC0</sub> to 3 = 3.0V to 5.5V)**

Parameter	Symbol	Specification			Unit	Test condition
		Min.	Typ.	Max.		
"H" Input Voltage0	VIH0	0.7×V <sub>CC0</sub>	-	V <sub>CC0</sub> +0.5	V	3.0≤V <sub>CC</sub> 0≤5.5V(SCL0, SDA0)
"L" Input Voltage0	VIL0	-0.3	-	0.3×V <sub>CC0</sub>	V	3.0≤V <sub>CC</sub> 0≤5.5V(SCL0, SDA0)
"H" Input Voltage1	VIH1	0.7×V <sub>CC1</sub>	-	V <sub>CC1</sub> +0.5	V	3.0≤V <sub>CC</sub> 1≤5.5V(SCL1, SDA1)
"L" Input Voltage1	VIL1	-0.3	-	0.3×V <sub>CC1</sub>	V	3.0≤V <sub>CC</sub> 1≤5.5V(SCL1, SDA1)
"H" Input Voltage2	VIH2	0.7×V <sub>CC2</sub>	-	V <sub>CC2</sub> +0.5	V	3.0≤V <sub>CC</sub> 2≤5.5V(SCL2, SDA2)
"L" Input Voltage2	VIL2	-0.3	-	0.3×V <sub>CC2</sub>	V	3.0≤V <sub>CC</sub> 2≤5.5V(SCL2, SDA2)
"H" Input Voltage3	VIH3	0.7×V <sub>CC3</sub>	-	V <sub>CC3</sub> +0.5	V	3.0≤V <sub>CC</sub> 3≤5.5V(SCL3, SDA3)
"H" Input Voltage3	VIL3	-0.3	-	0.3×V <sub>CC3</sub>	V	3.0≤V <sub>CC</sub> 3≤5.5V(SCL3, SDA3)
"L" Output Voltage0	VOL0	-	-	0.4	V	IOL=3.0mA, 3.0V≤V <sub>CC0</sub> ≤5.5V(SDA0)
"L" Output Voltage1	VOL1	-	-	0.4	V	IOL=3.0mA, 3.0V≤V <sub>CC1</sub> ≤5.5V(SDA1)
"L" Output Voltage2	VOL2	-	-	0.4	V	IOL=3.0mA, 3.0V≤V <sub>CC2</sub> ≤5.5V(SDA2)
"L" Output Voltage3	VOL3	-	-	0.4	V	IOL=3.0mA, 3.0V≤V <sub>CC3</sub> ≤5.5V(SDA3)
WP "H" Input Voltage	VIH4	0.7×V <sub>CC0</sub>	-	V <sub>CC0</sub> +0.3	V	3.0≤V <sub>CC0</sub> ≤5.5V(WPB)
WP "L" Input Voltage	VIL4	-0.3	-	0.3×V <sub>CC</sub>	V	3.0≤V <sub>CC0</sub> ≤5.5V(WPB)
Input Leakage Current0	ILI0	-1	-	1	μA	V <sub>IN</sub> =0 to 5.5V(SCL0 to 3)
Input Leakage Current1	ILI1	55	110	230	μA	WPB=5.5V, V <sub>CC</sub> =5.5V
Output Leakage Current0	ILO0	-1	-	1	μA	V <sub>OUT</sub> =0 to 5.5(SDA0 to 3)
Operating Current	ICC1	-	-	2.0	mA	V <sub>CC0</sub> =5.5V, f <sub>SCL</sub> =400kHz, t <sub>WR</sub> =5ms Byte Write, Page Write
	ICC2	-	-	1.0	mA	V <sub>CC0</sub> to 3=5.5V, f <sub>SCL</sub> =400kHz Random Read, Current Read, Sequential Read, (each port operation)
Standby Current	ISB0	-	-	100	μA	V <sub>CC0</sub> =5.5V, SDA0 to 3=SCL0 to 3=5.5V, WPB=GND
Standby Current	ISB1	-	-	100	μA	V <sub>CC1</sub> =5.5V, SDA0 to 3=SCL0 to 3=5.5V, WPB=GND
Standby Current	ISB2	-	-	100	μA	V <sub>CC2</sub> =5.5V, SDA0 to 3=SCL0 to 3=5.5V, WPB=GND
Standby Current	ISB3	-	-	100	μA	V <sub>CC3</sub> =5.5V, SDA0 to 3=SCL0 to 3=5.5V, WPB=GND

**●Electrical characteristics -AC Operating** ( $T_a = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC0}$  to 3 = 3.0V to 5.5V)

Parameter	Symbol	$3.0 \leq V_{CC0}$ to $3 \leq 5.5\text{V}$			Unit
		Min.	Typ.	Max.	
Clock Frequency	fSCL	-	-	400	kHz
Data Clock High Period	t <sub>HIGH</sub>	0.6	-	-	μs
Data Clock Low Period	t <sub>LOW</sub>	1.2	-	-	μs
SDA0 to 3 and SCL0 to 3 Rise Time *1	t <sub>R</sub>	-	-	0.3	μs
SDA0 to 3 and SCL0 to 3 Fall Time *1	t <sub>F</sub>	-	-	0.3	μs
Start Condition Hold Time	t <sub>HD:STA</sub>	0.6	-	-	μs
Start Condition Setup Time	t <sub>SU:STA</sub>	0.6	-	-	μs
Input Data Hold Time	t <sub>HD:DAT</sub>	0	-	-	ns
Input Data Setup Time	t <sub>SU:DAT</sub>	100	-	-	ns
Output Data Delay Time	t <sub>PD</sub>	0.1	-	0.9	μs
Output Data Hold Time	t <sub>DH</sub>	0.1	-	-	μs
Stop Condition Setup Time	t <sub>SU:STO</sub>	0.6	-	-	μs
Bus Free Time	t <sub>BUF</sub>	1.2	-	-	μs
Write Cycle Time	t <sub>WR</sub>	-	-	5	ms
Noise Spike Width (SDA0 to 3 and SCL0 to 3)	t <sub>I</sub>	-	-	0.1	μs
WP Hold Time	t <sub>HD:WP</sub>	0	-	-	ns
WP Setup Time	t <sub>SU:WP</sub>	0.1	-	-	μs
WP valid time	t <sub>HIGH:WP</sub>	1.0	-	-	μs

\*1 : Not 100% TESETED



**●Sync Data Input / Output Timing**


Figure 1. SYNCHRONOUS DATA TIMING


OSDA data is latched into the chip at the rising edge of the SCL clock. (This is commonness in all port.)

Output date toggles at the falling edge of the SCL clock. (This is commonness in all port.)

●Block Diagram



●Pin Configuration



●Pin Descriptions

PIN No.	PIN NAME	I/O	FUNCTIONS
1	Vcc1	-	Power Supply
2	SCL1	Input	Serial clock input
3	SDA1	Input /output	Slave and word address, Serial data input serial data output
4	WPB	Input	Write protect terminal(1 : Write enable, 0 : Write disable)
5	Vcc OUT	-	Terminal of diode. Connect Bypass capacitor.
6	SDA0	Input /output	Slave and word address, Serial data input serial data output
7	SCL0	Input	Serial clock input
8	Vcc0	-	Power Supply
9	Vcc3	-	Power Supply
10	SCL3	Input	Serial clock input
11	SDA3	Input /output	Slave and word address, Serial data input serial data output
12	GND	-	Reference voltage of all input / output
13	N.C	-	None connect terminal. Don't connect each other.
14	SDA2	Input /output	Slave and word address, Serial data input serial data output
15	SCL2	Input	Serial clock input
16	Vcc2	-	Power Supply

# Typical Performance Curves

(The following values are Typ. ones.)




Figure 2. 'H' Input Voltage0  $V_{IH0}$   
(SCL0, SDA0)




Figure 3. 'H' Input Voltage1  $V_{IH1}$   
(SCL1, SDA1)




Figure 4. 'H' Input Voltage2  $V_{IH2}$   
(SCL2, SDA2)








Figure 5. 'H' Input Voltage3  $V_{IH3}$   
(SCL3, SDA3)

## ● Typical Performance Curves – Continued

Figure 6. 'L' Input Voltage0  $V_{IL0}$   
(SCL0, SDA0)Figure 7. 'L' Input Voltage1  $V_{IL1}$   
(SCL1, SDA1)Figure 8. 'L' Input Voltage2  $V_{IL2}$   
(SCL2, SDA2)Figure 9. 'L' Input Voltage3  $V_{IL3}$   
(SCL3, SDA3)

## ● Typical Performance Curves – Continued




Figure 10. 'L' Output Voltage0  
 $V_{OL0}-I_{OL}(V_{CC0}=3.0V)$




Figure 11. 'L' Output Voltage1  
 $V_{OL1}-I_{OL}(V_{CC1}=3.0V)$  (SDA1)




Figure 12. 'L' Output Voltage2  
 $V_{OL2}-I_{OL}(V_{CC2}=3.0V)$  (SDA2)












Figure 13. 'L' Output Voltage3  
 $V_{OL3}-I_{OL}(V_{CC3}=3.0V)$  (SDA3)

## ● Typical Performance Curves – Continued





Figure 14. WP 'H' Input Voltage  $V_{IH4}$ Figure 15. WP 'L' Input Voltage  $V_{IL4}$ Figure 16. Input Leak Current0  $I_{I0}$  (SCL0 to 3)Figure 17. Input Leak Current1  $I_{I1}$  (WPB)







## ● Typical Performance Curves – Continued

Figure 18. OUTPUT LEAK CURRENT $I_{LO0}$  (SDA0 to 3)Figure 19. Current Consumption at Reading  $I_{cc1}$ Figure 20. Current Consumption at Reading  $I_{cc2}$ Figure 21. Standby Current $I_{SB0}$





## ● Typical Performance Curves – Continued

Figure 22. Standby Current1  $I_{SB1}$ Figure 23. Standby Current2  $I_{SB2}$ Figure 24. Standby Current3  $I_{SB3}$ Figure 25. Clock Frequency  $f_{SCL}$

## ● Typical Performance Curves – Continued

Figure 26. Data Clock High Period  $t_{HIGH}$ Figure 27. Data Clock Low Period  $t_{LOW}$ Figure 28. Start Condition Hold Time  $t_{HD:STA}$ Figure 29. Start Condition Setup Time  $t_{SU:STA}$

## ● Typical Performance Curves – Continued

Figure 30. Input Data Hold Time  $t_{HD:DAT}$ Figure 31. Input Data Setup Time  $t_{SU:DAT}$ Figure 32. Output Data Delay Time  $t_{PD}$ Figure 33. Stop Condition Setup Time  $t_{SU:STO}$

●Typical Performance Curves – Continued




Figure 34. Write Cycle Time  $t_{WR}$




Figure 35. Noise Spike Width  $t_N$   
(SDA0 to 3 and SCL0 to 3)




Figure 36. WP Setup Time  $t_{SU:WP}$

## ●WRITE CYCLE TIMING




Figure 37. WRITE CYCLE TIMING

## ●WRITE OPERATION

BU9883FV-W has 2K bit EEPROM in each port, there are three BANKs, 6K bit EEPROM in this device.  
 Each BANK EEPROM can be written through PORT0.  
 There is no write operation through PORT1,2,3.  
 When this device is accessed through PORT0, WPB terminal must be set to "HIGH".  
 (See to Table 1)

## ●READ OPERATION

Each BANK EEPROM can be read through each port.  
 The relation ship of access port and access BANK is describe Table2.

Table 1

Port0	BANK1 to 3
Port1	No write operation
Port2	No write operation
Port3	No write operation

Table 2

Port0	BANK1 to 3
Port1	BANK1
Port2	BANK2
Port3	BANK3

○When EEPROM access through PORT0, P1, P0 bits in slave address appoint access BANK. (Refer to Table 3)

Table 3

P1	P0	P1,P0 bit and access BANK
0	0	No bank selected
0	1	BANK1
1	0	BANK2
1	1	BANK3

Note) When P1=0, P0=0 : this device doesn't return Acknowledge.

- During PORT0 access, WPB terminal must be set to "HIGH", then PORT1 to 3 accesses will be cancelled.
- In accessing from PORT1 to 3, set WPB terminal to "LOW"

## ●DEVICE OPERATION

### ○START CONDITION

- All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA0 to 3 when SCL0 to 3 is HIGH.
- This device continuously monitors the SDA0 to 3 and SCL0 to 3 lines for the start condition and will not respond to any command until this condition has been met. (Refer to Figure 1)

### ○STOP CONDITION

- All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA0 to 3 when SCL0 to 3 is HIGH. (Refer to Figure 1) The stop condition initiates internal write cycle to write the data into memory array after write sequence. The stop condition is also used to place the device into the standby power mode after read sequence. A stop condition can only be issued after the transmitting device has released the bus.

### ○NOTICE ON WRITE COMMAND

- In Write command, after transmit write data, if there are no stop condition, EEPROM data don't change.

## ○DEVICE ADDRESSING

- Following a START condition, the master outputs the device address of the slave to be accessed.
- The most significant four bits of the slave address are the "device type identifier," for this device, this is fixed as "1010."
- The next three bits specify a particular device. For PORT0 access, that are set "0", "P1", "P0", for PORT 1 to 3 access, that must be set "000".
- The last bit of the stream determines the operation to be performed. When set to "1" a read operation is selected; when set to "0," a write operation is selected.

$\overline{R/W}$  set to "0" . . . . . WRITE

$\overline{R/W}$  set to "1" . . . . . READ

## ○ACKNOWLEDGE

- Acknowledge is a software convention used to indicate successful data transfers. The master or the slave will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to Acknowledge that the eight bits of data has been received.
- This device will respond with an Acknowledge after recognition of a START condition and its slave address. If both the device and a write operation have been selected, this device will respond with an Acknowledge, after the receipt of each subsequent 8-bit word.
- In the READ mode, this device will transmit eight bits of data, release the SDA line, and monitor the line for an Acknowledge.
- If an Acknowledge is detected, and no STOP condition is generated by the master, this device will continue to transmit the data.
- If an Acknowledge is not detected, this device will terminate further data transmissions and await a STOP condition before returning to the standby mode.
- This device doesn't return Acknowledge in internal write cycle.




Figure 38. ACKNOWLEDGE RESPONSE FROM RECEIVER

## ●PORT0 access commands

- For PORT0 access, WPB terminal must be set to "HIGH".




Figure 39. BYTE WRITE CYCLE TIMING (PORT0)

- This write commands operate EEPROM write sequence at address which is appointed by P1, P0.
- When the master generates a STOP condition, this device begins the internal write cycle to the nonvolatile array.




Figure 40. PAGE WRITE CYCLE TIMING (PORT0)

- This device is capable of eight byte page write operation.
- After the receipt of each word, the three low order address bits are internally incremented by one. The most significant address bits (WA7 to WA3) remain constant, if the master transmits more than 8 words.
- The relationship of P1, P0 inputs and access BANK is described as follows.

P1	P0	BANK
0	0	No operation
0	1	BANK1
1	0	BANK2
1	1	BANK3

- Don't set P1, P0=0, 0. If P1, P0 are set to 0, there is no target bank, so this device doesn't return acknowledge.
- WPB terminal must be set to "HIGH" during Byte Write cycle, and Page Write cycle, and internal Write cycles. If WPB is set to "LOW" in above condition, programming doesn't work, and during internal Write cycle, WPB terminal set to "LOW", this device terminate programming, and the data in programming address is not stored correctly.




Figure 41. RANDOM READ CYCLE TIMING (PORT0)

- Random read operation allows the master to access any memory location which is appointed by P1, P0 bit. This operation involves a two-step process. First, the master issue a write command which includes the start condition and the slave address field (with R/W set to "0") followed by the address of the word be read.
- This procedure sets the internal address counter of this device to the desired address. After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by the slave address field with R/W the set to "1." This device will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location.
- If the master does not acknowledge the transmission but does generate the stop condition, at this point this device discontinues transmission.




Figure 42. CURRENT READ CYCLE TIMING (PORT0)



- When the command just before Current Read cycle is Random Read cycle or Current Read cycle (each including Sequential Read cycle), data of incremented last read address (n)-th address, i.e.n, data of the (n+1)-th address is output. When the command just before Current Read cycle is Byte Write or Page write, data of latest write address is output.
- Current Read operation allows the master to access data word stored in internal address counter which is appointed by P1, P0 bit. This operation involves a two-step process. This device will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location.  
If the master does not acknowledge the transmission but does generate the stop condition, at this point this device discontinues transmission.

note)If the master send Acknowledge at after D0 output, Sequential Read is selected, and this device output next address data, and master can't send stop condition, so master can't discontinues transmission.  
To stop read command, the master must send no Acknowledge at after D0 output, and issue stop condition.




Figure 43. SEQUENTIAL READ CYCLE TIMING (PORT0)

- During the sequential read operation, the internal address counter of this device automatically increments with each acknowledge received ensuring the data from address will be followed with the data from n+1. For read operations, all bits of the address counter are incremented allowing the entire array to be read during a single operation. When the counter reaches the top of the array, it will "roll over" to the bottom of the array of BANK and continue to transmit the data.
- The sequential read operation can be performed with both current read and random read.

#### ●PORT1,2,3 access commands

- If the master access send commands by port1,2,3, WPB pin must be "L".




Figure 44. RANDOM READ CYCLE TIMING (PORT1 to 3)

- Random read operation allows the master to access any memory location of the BANK which is appointed by P1, P0. This operation involves a two-step process.  
First, the master issues a write command which includes the start condition and the slave address field (with R/W set to "0") followed by the address of the word be read.  
This procedure sets the internal address counter of this device to the desired address.  
After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by the slave address field with R/W the set to "1."  
This device will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location. If the master does not acknowledge the transmission but does generate the stop condition, at this point this device discontinues transmission.




Figure 45. CURRENT READ CYCLE TIMING (PORT1 to 3)

- When the command just before Current Read cycle is Random Read cycle or Current Read cycle (each including Sequential Read cycle), data of incremented last read address (n)-th address, i.e.n, data of the (n+1)-th address is output. When the command just before Current Read cycle is Byte Write or Page write, data of latest write address is output.
- Random read operation allows the master to access any memory location. The BANK which is appointed by P1, P0. This operation involves a two-step process.  
First, the master issues a write command which includes the start condition and the slave address field (with R/W set to "0") followed by the address of the word be read. This procedure sets the internal address counter of this device to the desired address. After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by the slave address field with R/W the set to "1." This device will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location.  
If the master does not acknowledge the transmission but does generate the stop condition, at this point this device discontinues transmission.

note)If the master send Acknowledge at after D0 output, Sequential Read is selected, and this device output next address data, and master can't send stop condition, so master can't discontinues transmission. To stop read command, the master must send no Acknowledge at after D0 output, and issue stop condition.




Figure 46. SEQUENTIAL READ CYCLE TIMING (PORT1 to 3)

- During the sequential read operation, the internal address counter of this device automatically increments with each acknowledge received ensuring the data from address n will be followed with the data from n+1. For read operations, all bits of the address counter are incremented allowing the entire array to be read during a single operation. When the counter reaches the top of the array, it will "roll over to the bottom of the array and continue to transmit the data.
- The sequential read operation can be performed with both current read and random read.

### ●Access Control of PORT0,1,2,3

WPB terminal controls access enable of each PORT, as follows.

PORT	WPB terminal inputs	
	0	1
PORT0	not accessible	Read/Write
PORT1	Read	not accessible
PORT2	Read	not accessible
PORT3	Read	not accessible

Table4 WPB terminal and port accesibility

- When WPB terminal is "HIGH", PORT0 only can access this device.  
In this case, when commands from PORT1, 2, 3 are inputted, these ports don't return acknowledge.
- When WPB terminal is "LOW", PORT0 access is not valid, but PORT1, 2, 3 can access this device this device.  
Commands from PORT1, 2, 3 is performs independently other port.

### ●Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Figure 47-(a), Figure 47-(b), and Figure 47-(c).) In dummy clock input area, release the SDA0 to 3 buses ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 47-(a) The case of dummy clock + START + START + command input




Figure 47-(b) The case of START + 9 dummy clocks + START + command input




Figure 47-(c) START x 9 + command input

\*Start command from START input.

### ●Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for  $t_{WR} = 5\text{ms}$ .

When to write continuously,  $R/\overline{W} = 0$ , when to carry out current read cycle after write, slave address  $R/\overline{W} = 1$  is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Figure 48. Case to continuously write by acknowledge polling

### ●Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled.  
(Refer to Figure 49.)

However, in ACK output area and during data read, SDA0 to 3 buses may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in accession, carry out random read cycle.




Figure 49. Case of cancel by start, stop condition during slave address input

### ●I/O peripheral circuit

#### ○Pull up resistance of SDA0 to 3 terminal

SDA0 to 3 is NMOS open drain, so requires pull up resistance. As for this resistance value ( $R_{PU}$ ), select an appropriate value to this resistance value from microcontroller  $V_{IL}$ ,  $I_L$ , and  $V_{OL}$  to 3- $I_{OL}$  characteristics of this IC. If  $R_{PU}$  is large, action frequency is limited. The smaller the  $R_{PU}$ , the larger the consumption current at action.

#### ○Maximum value of $R_{PU}$

The maximum value of  $R_{PU}$  is determined by the following factors. The following  $V_{CC}$ , SDA,  $R_{PU}$  and  $I_L$  correspond to them of each port.

(1) SDA0 to 3 rise time to be determined by the capacitance (CBUS) of bus line of  $R_{PU}$  and SDA0 to 3 should be  $t_R$  or below.

And AC timing should be satisfied even when SDA0 to 3 rise time is late.

(2) The bus electric potential (A) to be determined by input leak total ( $I_L$ ) of device connected to bus at output of 'H' to SDA0 to 3 bus and  $R_{PU}$  should sufficiently secure the input 'H' level ( $V_{IH}$ ) of microcontroller and EEPROM including recommended noise margin  $0.2V_{CC}$ .

$$V_{CC} - I_L R_{PU} - 0.2V_{CC} \geq V_{IH}$$

$$\therefore R_{PU} \leq \frac{0.8V_{CC} - V_{IH}}{I_L}$$

Ex. ) When  $V_{CC}=3V$ ,  $I_L=10\mu A$ ,  $V_{IH}=0.7V_{CC}$ ,  
from (2)

$$R_{PU} \leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}} \leq 300 [k\Omega]$$




Figure 50. I/O circuit diagram

#### ○Minimum value of $R_{PU}$

The minimum value of  $R_{PU}$  is determined by the following factors. The following  $V_{CC}$ ,  $V_{OL}$ ,  $I_{OL}$ , and  $R_{PU}$  correspond to them of each port.

(1) When IC outputs LOW, it should be satisfied that  $V_{OLMAX}=0.4V$  and  $I_{OLMAX}=3mA$ .

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL} \quad \therefore R_{PU} \leq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

(2)  $V_{OLMAX}=0.4V$  should secure the input 'L' level ( $V_{IL}$ ) of microcontroller and EEPROM including recommended noise margin  $0.1V_{CC}$ .

$$V_{OLMAX} \leq V_{IL} - 0.1V_{CC}$$

Ex. ) When  $V_{CC}=3V$ ,  $V_{OL}=0.4V$ ,  $I_{OL}=3mA$ , microcontroller, EEPROM  $V_{IL}=0.3V_{CC}$

$$\text{from (1)} \quad R_{PU} \geq \frac{3 - 0.4}{3 \times 10^{-3}} \geq 867 [\Omega]$$

And

$$V_{OL} = 0.4 [V]$$

$$V_{IL} = 0.3 \times 3$$

$$= 0.9 [V]$$

Therefore, the condition (2) is satisfied.

#### ○Pull up resistance of SCL0 to 3 terminal

When SCL0 to 3 control is made at CMOS output port, there is no need, but in the case there is timing where SCL0 to 3 becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several  $k\Omega$  to several ten  $k\Omega$  is recommended in consideration of drive performance of output port of microcontroller.

## ●Cautions on microcontroller connection

### ○Rs

In I2C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance  $R_s$  between the pull up resistance  $R_{PU}$  and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously.  $R_s$  also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output,  $R_s$  can be used. The following SCL SDA RPU and  $R_s$  correspond to them of each port.




Figure 51. I/O circuit diagram




Figure 52. Input / output collision timing

### ○Maximum value of $R_s$

The maximum value of  $R_s$  is determined by the following relations. The following  $V_{CC}$ ,  $V_{OL}$ ,  $R_s$ ,  $R_{PU}$ ,  $I_{OL}$ , and SDA correspond to them of each port.

(1) SDA rise time to be determined by the capacity (CBUS) of bus line of  $R_{PU}$  and SDA should be  $t_R$  or below.

And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential (A) to be determined by  $R_{PU}$  and  $R_s$  the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level ( $V_{IL}$ ) of microcontroller including recommended noise margin  $0.1V_{CC}$ .




Figure 53. I/O circuit diagram

$$\frac{(V_{CC} - V_{OL}) \times R_s}{R_{PU} + R_s} + V_{OL} + 0.1V_{CC} \leq V_{IL}$$

$$\therefore R_s \leq \frac{V_{IL} - V_{OL} - 0.1V_{CC}}{1.1V_{CC} - V_{IL}} \times R_{PU}$$

Example) When  $V_{CC}=3V$ ,  $V_{IL}=0.3V_{CC}$ ,  $V_{OL}=0.4V$ ,  $R_{PU}=20k\Omega$ ,

$$\text{from (2), } R_s \leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^3$$

$$\leq 1.67 [k\Omega]$$

### ○Minimum value of $R_s$

The minimum value of  $R_s$  is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as  $I$ , the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below. The following  $V_{CC}$ ,  $R_{PU}$ ,  $R_s$ , and  $I$  correspond to them of each port.




Figure 54. I/O circuit diagram

$$\frac{V_{CC}}{R_s} \leq I$$

$$\therefore R_s \geq \frac{V_{CC}}{I}$$

Example) When  $V_{CC}=3V$ ,  $I=10mA$

$$R_s \geq \frac{3}{10 \times 10^{-3}}$$

$$\geq 300 [\Omega]$$

●I<sup>2</sup>C BUS input / output circuit

○Input (SCL0 to 3)




Figure 55. Input pin circuit diagram

○Input / output (SDA0 to 3)




Figure 56. Input / output pin circuit diagram

○Input (WPB)




Figure 57. Input pin circuit diagram

●Notes on power ON

At power on, in IC internal circuit and set, VCC rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

1. Set SDA0 to 3 = 'H' and SCL0 to 3 = 'L' or 'H'
2. Start power source so as to satisfy the recommended conditions of  $t_R$ ,  $t_{OFF}$ , and  $V_{bot}$  for operating POR circuit.




Figure 58. Rise waveform diagram

Recommended conditions of  $t_R$ ,  $t_{OFF}$ ,  $V_{bot}$

$t_R$	$t_{OFF}$	$V_{bot}$
10ms or below	10ms or longer	0.3V or below
100ms or below	10ms or longer	0.2V or below

3. Set SDA0 to 3 and SCL0 to 3 so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- a) In the case when the above condition 1 cannot be observed. When SDA0 to 3 becomes 'L' at power on.  
→Control SCL0 to 3 and SDA0 to 3 as shown below, to make SCL0 to 3 and SDA0 to 3, 'H' and 'H'.




Figure 59. When SCL0 to 3= 'H' and SDA0 to 3= 'L'




Figure 60. When SCL0 to 3='L' and SDA0 to 3='L'

- b) In the case when the above condition 2 cannot be observed.

→After power source becomes stable, execute software reset(Page 19).

- c) In the case when the above conditions 1 and 2 cannot be observed.

→Carry out a), and then carry out b).

### ●Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

### ●Vcc noise countermeasures

○Bypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1μF) between IC VccOUT and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board VccOUT and GND.

### ●Cautions on use

- (1) **Reverse Connection of Power Supply**

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

- (2) **Power Supply Lines**

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

- (3) **Ground Voltage**

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

- (4) **Ground Wiring Pattern**

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

- (5) **Thermal Consideration**

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

- (6) **Recommended Operating Conditions**

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

**(7) Inrush Current**

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

**(8) Operation Under Strong Electromagnetic Field**

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

**(9) Testing on Application Boards**

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

**(10) Inter-pin Short and Mounting Errors**

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

**(11) Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

**(12) Regarding the Input Pin of the IC**

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.



## ● Ordering Information

B U 9 8 8 3 F V - W


E 2

Part Number

Package  
FV: SSOP-B16Packaging and forming specification  
E2: Embossed tape and reel


## ● Physical Dimension Tape and Reel Information

## SSOP-B16 (BU9883FV-W)




## &lt;Tape and Reel information&gt;

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



## ● Marking Diagram

## SSOP-B16 (TOP VIEW)



●Revision History

Date	Revision	Changes
30.Aug.2012	001	New Release
17.Aug.2015	002	Error in writing correction of the Japanese sentence Changed Operational Note

# Notice

## Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - Installation of protection circuits or other protective devices to improve system safety
  - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
  - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - Sealing or coating our Products with resin or other coating materials
  - Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

**General Precaution**

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ROHM Semiconductor:](#)

[BU9883FV-WE2](#)