

Low Duty LCD Segment Driver for Automotive application

BU97601FV-M
MAX 116 Segments (29SEG x 4COM)

General Description

The BU97601FV-M is a 1/4, 1/3, 1/2 duty or Static general-purpose LCD driver that can be used for automotive applications and can drive up to 116 LCD Segments.

This product can support VA LCD displays, which has better optical performance with higher LCD voltage driving and higher frame frequency driving.

It can control up to 16 general-purpose outputs / 16 PWM output ports for LED backlighting and LED button illumination realizing less flicker by various frequency setting function.

It can also support a key scan function that detects a maximum of 20 key inputs to reduce PCB wiring and to minimize microcontroller size and cost.

It can support LCD contrast adjustment by its EVR function and TTL compatible input interface is also available, these are well-suited for wide-voltage range of MCUs.

Features

- AEC-Q100 Qualified *(Note)*
- 1/4, 1/3, 1/2 duty or Static Setting Selectable
 - 1/4 duty: Max 116 Segments,
 - 1/3 duty: Max 87 Segments
 - 1/2 duty: Max 58 Segments,
 - Static: Max 29 Segments
- 1/3 or 1/2 Bias Setting Selectable
- Support wide range of operation voltage from 2.7 V to 6.0 V, which can support TN LCD and VA LCD display.
- Integrated LCD Voltage Driving Circuit
- Integrated Oscillation Circuit for LCD Frame Frequency
- Line or Frame Inversion Driving Selectable
- Max 16ch External PWM Outputs (SEG outputs/general purpose outputs selectable)
- Max 6ch Internal PWM Outputs (SEG outputs/general purpose outputs/external PWM outputs selectable)
- Support 256 Step PWM Function to Realize Backlight Button LED Illumination
- Support LCD Frame Frequency from 50 Hz to 685 Hz, Total 128-setting
- Support PWM Frequency from 146 Hz to 2.34 kHz, Total 16-setting
- Support 3 Wire Serial Interface + KEYOUT
- Support TTL Level Input to Connect 3.3 V MCU Directly
- Support Max 20 Keys Input Detection (SEG selectable)
- Integrated EVR Function to Adjust LCD Contrast
- Integrated Voltage Detected Type Power on Reset Circuit
- No External Components Required
- Low Power Consumption Design

(Note) Grade 3

Key Specifications

- Supply Voltage Range: +2.7 V to +6.0 V
- Operating Temperature Range: -40 °C to +85 °C
- Max Segments: 116 Segments
- Display Duty: Static, 1/2, 1/3, 1/4 Selectable
- Bias: 1/2, 1/3 Selectable
- Interface: 3wire Serial Interface

Special Characteristics


- Electrostatic Discharge Voltage(HBM): ±2000 V
- Latch-up Current: ±100 mA

Applications

- Instrument Clusters
- Climate Controls
- Car Audios
- Car Radios
- Metering
- White Goods
- Healthcare Products
- Battery Operated Products
- etc.

Package

W (Typ) x D (Typ) x H (Max)



SSOP-B40
13.6 mm x 7.8 mm x 2.0 mm

Typical Application Circuit




Figure 1. Typical Application Circuit

Block Diagram




Figure 2. Block Diagram

Pin Arrangement




Figure 3. Pin Configuration (TOP VIEW)

Absolute Maximum Ratings(VSS = 0.0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Maximum Supply Voltage	VDD	VDD	-0.3 to +7.0	V
Input Voltage	V _{IN1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)	-0.3 to +7.0	V
	V _{IN2}	KI1 to KI4 ^(Note 3)	-0.3 to +7.0	V
Allowable Loss	Pd		0.70 ^(Note 4)	W
Operating Temperature	Topr		-40 to +85	°C
Storage Temperature	Tstg		-55 to +125	°C

(Note 1) In case of External PWM setting.

(Note 2) In case of External clock mode setting.

(Note 3) In case of Key scan setting

(Note 4) Delete by 7.00 mW/°C when operating above Ta = 25 °C (when mounted in ROHM's standard board).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta = -40 °C to +85 °C, VSS = 0.0 V)

Parameter	Symbol	Conditions	Ratings			Unit
			Min	Typ	Max	
Supply Voltage	VDD		2.7	5.0	6.0	V

Electrical Characteristics (Ta = -40 to +85 °C, VDD = 2.7 V to 6.0 V, VSS = 0.0 V)

Parameter	Symbol	Pin	Conditions	Limit			Unit
				Min	Typ	Max	
Hysteresis	V _{H1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)		-	0.03VDD D	-	V
	V _{H2}	KI1 to KI4 ^(Note 3)		-	0.1VDD	-	V
Power-on Detection Voltage	V _{DET}	VDD		1.3	1.8	2.2	V
“H” Level Input Voltage	V _{IH1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)	4.5 V ≤ VDD ≤ 6.0 V	0.4VDD	-	VDD	V
	V _{IH2}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)	2.7 V ≤ VDD < 4.5 V	0.8VDD	-	VDD	V
	V _{IH3}	KI1 to KI4 ^(Note 3)		0.7VDD	-	VDD	V
“L” Level Input Voltage	V _{IL1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2) , KI1 to KI4 ^(Note 3)		0	-	0.2VDD	V
Input Floating Voltage	V _{IF}	KI1 to KI4 ^(Note 3)		-	-	0.05VDD	V
Pull-down Resistance	R _{PD}	KI1 to KI4 ^(Note 3)	VDD = 5.0 V	50	100	250	kΩ
Output Off Leakage Current	I _{OFFH}	SDO	V _O = 6.0 V	-	-	6.0	μA
“H” Level Input Current	I _{IH1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)	V _I = 5.5 V	-	-	5.0	μA
“L” Level Input Current	I _{IL1}	SCE, SCL, SDI, INHb, PWMIN ^(Note 1) , OSCIN ^(Note 2)	V _I = 0 V	-5.0	-	-	μA
“H” Level Output Voltage	V _{OH1}	S1 to S37	I _O = -20 μA, VLCD = 1.00*VDD	VDD-0.9	-	-	V
	V _{OH2}	COM1 to COM4	I _O = -100 μA, VLCD = 1.00*VDD	VDD-0.9	-	-	
	V _{OH3}	P1/G1 to P16/G16 ^(Note 5)	I _O = -1 mA	VDD-0.9	-	-	
	V _{OH4}	KS1 to KS5 ^(Note 3)	I _O = -500 μA	VDD-1.0	VDD-0.5	VDD-0.2	
“L” Level Output Voltage	V _{OL1}	S1 to S37	I _O = 20 μA	-	-	0.9	V
	V _{OL2}	COM1 to COM4	I _O = 100 μA	-	-	0.9	
	V _{OL3}	P1/G1 to P16/G16 ^(Note 5)	I _O = 1 mA	-	-	0.9	
	V _{OL4}	KS1 to KS5 ^(Note 3)	I _O = 25 μA	0.2	0.5	1.5	
	V _{OL5}	SDO	I _O = 1 mA	-	0.1	0.5	

(Note 5) General –purpose / PWM outputs setting.

Electrical Characteristics – continued

Parameter	Symbol	Pin	Conditions	Limit			Unit
				Min	Typ	Max	
Middle Level Output Voltage	V _{MID1}	COM1 to COM4	1/2 bias I _o = ±100 μA VLCD = 1.00*VDD	1/2VDD -0.9	-	1/2VDD +0.9	V
	V _{MID2}	S1 to S37	1/3 bias I _o = ±20 μA VLCD = 1.00*VDD	2/3VDD -0.9	-	2/3VDD +0.9	
	V _{MID3}	S1 to S37	1/3 bias I _o = ±20 μA VLCD = 1.00*VDD	1/3VDD -0.9	-	1/3VDD +0.9	
	V _{MID4}	COM1 to COM4	1/3 bias I _o = ±100 μA VLCD = 1.00*VDD	2/3VDD -0.9	-	2/3VDD +0.9	
	V _{MID5}	COM1 to COM4	1/3 bias I _o = ±100 μA VLCD = 1.00*VDD	1/3VDD -0.9	-	1/3VDD +0.9	
Current Consumption	I _{DD1}	VDD	Power-saving mode	-	-	15	μA
	I _{DD2}	VDD	VDD = 5.0 V Output open, 1/2 bias Frame frequency = 80 Hz VLCD = 1.00*VDD	-	100	210	μA
	I _{DD3}	VDD	VDD = 5.0 V Output open, 1/3 bias Frame frequency = 80 Hz VLCD = 1.00*VDD	-	120	250	μA

Oscillation Characteristics (Ta = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V, VSS = 0.0 V)

Parameter	Symbol	Pin	Conditions	Limit			Unit
				Min	Typ	Max	
Oscillator Frequency 1	f _{OSC1}	-	VDD = 2.7 V to 6.0 V	360	-	720	kHz
Oscillator Frequency 2	f _{OSC2}	-	VDD = 5 V	540	600	660	kHz
External Clock Frequency ^(Note 1)	f _{OSC3}	OSCIN	External clock mode (OC = 1)	30	-	1000	kHz
External Clock Rise Time	tr			-	160	-	ns
External Clock Fall Time	tf			-	160	-	ns
External Clock Duty	tdty			30	50	70	%

(Note 1) Frame frequency is decided external frequency and dividing ratio of FC0, FC1, FC2, FC3, FC4, FC5, FC6 setting.

[Reference Data]




Figure 4. Oscillator Frequency Typical Temperature Characteristics

External PWM Clock Characteristics (Ta = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V, VSS = 0.0 V)

Parameter	Symbol	Pin	Conditions	Limit			Unit
				Min	Typ	Max	
External PWM Frequency	f _{PWM}	PWMIN	External PWM mode ^(Note 2)	30	-	5000	Hz
External PWM Input Rise Time	tr _{PWM}			-	160	-	ns
External PWM Input Fall Time	tf _{PWM}			-	160	-	ns
External PWM Pulse Width	pw _{PWM}			780	-	-	ns

(Note 2) About External PWM mode setting, please refer to "[Control Data Functions](#)".


MPU Interface Characteristics (Ta = -40 °C to +85 °C, VDD = 2.7 V to 6.0 V, VSS = 0.0 V)

Parameter	Symbol	Pin	Conditions	Limit			Unit
				Min	Typ	Max	
Data Setup Time	t_{DS}	SCL, SDI		120	-	-	ns
Data Hold Time	t_{DH}	SCL, SDI		120	-	-	ns
SCE Wait Time	t_{CP}	SCE, SCL		120	-	-	ns
SCE Setup Time	t_{CS}	SCE, SCL		120	-	-	ns
SCE Hold Time	t_{CH}	SCE, SCL		120	-	-	ns
Clock Cycle Time	t_{CCYC}	SCL		320	-	-	ns
High-level Clock Pulse Width	t_{CHW}	SCL		120	-	-	ns
Low-level Clock Pulse Width (Write)	t_{CLWW}	SCL		120	-	-	ns
Low-level Clock Pulse Width (Read)	t_{CLWR}	SCL	$R_{PU} = 4.7 \text{ k}\Omega$ $C_L = 10 \text{ pF}$ (Note)	1.6	-	-	μs
Rise Time	t_r	SCE, SCL, SDI,		-	160	-	ns
Fall Time	t_f	SCE, SCL, SDI,		-	160	-	ns
INH Switching Time	t_c	INHb, SCE		10	-	-	μs
SDO Output Delay Time	t_{DC}	SDO	$R_{PU} = 4.7 \text{ k}\Omega$ $C_L = 10 \text{ pF}$ (Note)	-	-	1.5	μs
SDO Rise Time	t_{DR}	SDO	$R_{PU} = 4.7 \text{ k}\Omega$ $C_L = 10 \text{ pF}$ (Note)	-	-	1.5	μs


(Note) Since SDO is an open-drain output, " t_{DC} " and " t_{DR} " depend on the resistance of the pull-up resistor R_{PU} and the load capacitance C_L .

R_{PU} : $1 \text{ k}\Omega \leq R_{PU} \leq 10 \text{ k}\Omega$ is recommended.

C_L : A parasitic capacitance to VSS in an application circuit. Any component is not necessary to be attached.



1. When SCL is stopped at the low level



2. When SCL is stopped at the high level




Figure 5. Serial Interface Timing

Pin Description

Symbol	Pin No.	Function	Active	I/O	Handling when unused
S5/P1/G1 to S10/P6/G6	1 to 2 37 to 40	Segment output for displaying the display data transferred by serial data input. The S5/P1/G1 to S10/P6/G6 pins can also be used as General –purpose / PWM outputs when set by the control data.	-	O	OPEN
S11/P7/G7 to S20/P16/G16	3 to 12	Segment output for displaying the display data transferred by serial data input. The S11/P7/G7 to S20/P16/G16 pins can also be used as General –purpose outputs / PWM outputs (by External PWM only) when set by the control data.	-	O	OPEN
S21 to S22	13 to 14	Segment output for displaying the display data transferred by serial data input.	-	O	OPEN
KS1/S23 to KS5/S27	15 to 19	Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix. The KS1/S23 to KS5/S27 pins can be used as segment outputs when specified by the control data.	-	O	OPEN
KI1/S32 to KI4/S35	20 to 23	Key scan inputs. These pins have built-in pull-down resistors. The KI1/S32 to KI4/S35 pins can be used as segment outputs when specified by the control data.	-	I O	VSS OPEN
COM1 to COM4	24 to 27	Common driver output pins. The frame frequency is fo[Hz].	-	O	OPEN
PWMIN/S36	30	Segment output for displaying the display data transferred by serial data input. The pin PWMIN/S36 can be used external PWM input pin or segment output when set by the control data.	-	I O	VSS OPEN
OSCIN/S37	31	Segment output for displaying the display data transferred by serial data input. The pin OSCIN/S37 can be used as external frequency input pin or segment output when set by the control data.	-	I O	VSS OPEN
SCE SCL SDI	32 33 34	Serial data transfer inputs. Must be connected to the controller. SCE: Chip enable SCL: Synchronization clock SDI: Transfer data	H ↑ -	I I I	VSS
SDO	35	Output data	-	O	OPEN
INHb ^(Note)	36	Display off control input. When INHb = low (VSS), Display forced off S5/P1/G1 to S10/P6/G6 = low (VSS) S11/P7/G7 to S20/P16/G16 = low (VSS) S21 to S22 = low (VSS) KS1/S23 to KS5/S27 = low (VSS) KI1/S32 to KI4/S35 = low (VSS) PWMIN/S36 = low (VSS) OSCIN/S37 = low (VSS) COM1 to COM4 = low (VSS) Stop the LCD drive bias voltage generation divider resistors. Stop the internal oscillation circuit. When INHb = high (VDD), Display on However, serial data transfer is possible when the display is forced off.	L	I	VDD
VDD	28	Power supply pin of the IC A power voltage of 2.7 V to 6.0 V must be applied to this pin.	-	-	-
VSS	29	Power supply pin. Must be connected to ground.	-	-	-

(Note) Regarding the details of INHb terminal and the control of each output, refer to "INHb Pin and Display Control".

I/O Equivalence Circuit




Figure 6. I/O Equivalence Circuit

Serial Data Transfer Formats

1. 1/4 Duty
- (1) When SCL is stopped at the low level




Figure 7. 3-SPI Data Transfer Format

(Note) DD is direction data.

Serial Data Transfer Formats – continued

(2) When SCL is stopped at the high level




Figure 8. 3-SPI Data Transfer Format

(Note) DD is direction data.

Device code.....“46H”

KM0 to KM2.....Key Scan output port/Segment output port switching control data

D1 to D148.....Display data (D1-D16 and D109-D124 are not available)

P0 to P4.....Segment / PWM / General Purpose output port switching control data

FL.....Line Inversion or Frame Inversion switching control data

DR.....1/3 bias drive or 1/2 bias drive switching control data

DT0 to DT1.....1/4 duty drive, 1/3 duty drive, 1/2 duty drive or Static drive switching control data

FC0 to FC6.....Common/Segment output waveform frame frequency switching control data

OC.....Internal oscillator operating mode/External clock operating mode switching control data

SC.....Segment on/off switching control data

BU0 to BU2.....Normal mode/power-saving mode switching control data

PG1 to PG6.....PWM/General Purpose Output (GPO) switching control data

EP1 to EP16.....Internal PWM/External PWM switching control data (EP1 to EP6),

GPO/External PWM switching control data (EP7 to EP16)

PF0 to PF3.....PWM output waveform frame frequency switching control data.

CT0 to CT3.....LCD display contrast switching control data.

W10 to W18, W20 to W28, W30 to W38, W40 to W48, W50 to W58, W60 to W68

.....PWM output duty switching control data

When it is coincident with device code, BU97601FV-M capture display data and control data at falling edge of SCE.

So, please transfer the bit number of send display data and control data as specified number in the above figure.

Specified number of bits is 80bit (Device code: 8bit, Display data and Control data: 70bit, DD: 2bit).

Serial Data Transfer Formats – continued

2. 1/3 Duty

(1) When SCL is stopped at the low level




Figure 9. 3-SPI Data Transfer Format

(Note) DD is direction data.

Serial Data Transfer Formats – continued

(2) When SCL is stopped at the high level




Figure 10. 3-SPI Data Transfer Format

(Note) DD is direction data.

Device code.....“46H”

KM0 to KM2.....Key Scan output port/Segment output port switching control data

D1 to D111.....Display data (D1-D12 and D82-D93 are not available)

P0 to P4.....Segment / PWM / General Purpose output port switching control data

FL.....Line Inversion or Frame Inversion switching control data

DR.....1/3 bias drive or 1/2 bias drive switching control data

DT0 to DT1.....1/4 duty drive, 1/3 duty drive, 1/2 duty drive or Static drive switching control data

FC0 to FC6.....Common/Segment output waveform frame frequency switching control data

OC.....Internal oscillator operating mode/External clock operating mode switching control data

SC.....Segment on/off switching control data

BU0 to BU2.....Normal mode/power-saving mode switching control data

PG1 to PG6.....PWM/General Purpose Output (GPO) switching control data

EP1 to EP16.....Internal PWM/External PWM switching control data (EP1 to EP6),
GPO/External PWM switching control data (EP7 to EP16)

PF0 to PF3.....PWM output waveform frame frequency switching control data.

CT0 to CT3.....LCD display contrast switching control data.

W10 to W18, W20 to W28, W30 to W38, W40 to W48, W50 to W58, W60 to W68

.....PWM output duty switching control data

When it is coincident with device code, BU97601FV-M capture display data and control data at falling edge of SCE.

So, please transfer the bit number of send display data and control data as specified number in the above figure.

Specified number of bits is 80bit (Device code: 8bit, Display data and Control data: 70bit, DD: 2bit).

Serial Data Transfer Formats – continued

3. 1/2 Duty

(1) When SCL is stopped at the low level




Figure 11. 3-SPI Data Transfer Format

(Note) DD is direction data.

Serial Data Transfer Formats – continued

(2) When SCL is stopped at the high level




Figure 12. 3-SPI Data Transfer Format

(Note) DD is direction data.

Device code.....“46H”

KM0 to KM2.....Key Scan output port/Segment output port switching control data

D1 to D74.....Display data (D1-D8 and D55-D62 are not available)

P0 to P4.....Segment / PWM / General Purpose output port switching control data

FL.....Line Inversion or Frame Inversion switching control data

DR.....1/3 bias drive or 1/2 bias drive switching control data

DT0 to DT1.....1/4 duty drive, 1/3 duty drive, 1/2 duty drive or Static drive switching control data

FC0 to FC6.....Common/Segment output waveform frame frequency switching control data

OC.....Internal oscillator operating mode/External clock operating mode switching control data

SC.....Segment on/off switching control data

BU0 to BU2.....Normal mode/power-saving mode switching control data

PG1 to PG6.....PWM/General Purpose Output (GPO) switching control data

EP1 to EP16.....Internal PWM/External PWM switching control data (EP1 to EP6),
GPO/External PWM switching control data (EP7 to EP16)

PF0 to PF3.....PWM output waveform frame frequency switching control data.

CT0 to CT3.....LCD display contrast switching control data.

W10 to W18, W20 to W28, W30 to W38, W40 to W48, W50 to W58, W60 to W68

.....PWM output duty switching control data

When it is coincident with device code, BU97601FV-M capture display data and control data at falling edge of SCE.

So, please transfer the bit number of send display data and control data as specified number in the above figure.

Specified number of bits is 80bit (Device code: 8bit, Display data and Control data: 70bit, DD: 2bit).

Serial Data Transfer Formats – continued

4. Static
- (1) When SCL is stopped at the low level





Figure 13. 3-SPI Data Transfer Format

(Note) DD is direction data.

Serial Data Transfer Formats – continued

(2) When SCL is stopped at the high level



Control Data Functions

1. KM0, KM1 and KM2: Key Scan output port/Segment output port switching control data

These control data bits switch the functions of the KS1/S23 to KS5/S27 output pins between key scan output and segment output.

KM0	KM1	KM2	Output Pin State					Maximum Number of Input keys	Reset condition
			KS1/S23	KS2/S24	KS3/S25	KS4/S26	KS5/S27		
0	0	0	KS1 ^(Note 1)	KS2	KS3	KS4	KS5	20	-
0	0	1	S23 ^(Note 2)	KS2	KS3	KS4	KS5	16	-
0	1	0	S23	S24	KS3	KS4	KS5	12	-
0	1	1	S23	S24	S25	KS4	KS5	8	-
1	0	0	S23	S24	S25	S26	KS5	4	-
1	0	1	S23	S24	S25	S26	S27	0	-
1	1	0	S23	S24	S25	S26	S27	0	-
1	1	1	S23	S24	S25	S26	S27	0	○

(Note 1) KSx: Keyscan Output(x = 1 to 5)

(Note 2) Sx: Segment Output(x = 23 to 27)

2. P0, P1, P2, P3 and P4: Segment / PWM / General Purpose output port switching control data

These control bits are used to select the function of the S5/P1/G1 to S20/P16/G16 output pins (Segment Output Pins or PWM Output Pins or General Purpose Output Pins).

P0	P1	P2	P3	P4	S5/ P1/ G1	S6/ P2/ G2	S7/ P3/ G3	S8/ P4/ G4	S9/ P5/ G5	S10/ P6/ G6	S11/ P7/ G7	S12/ P8/ G8	Reset condition
0	0	0	0	0	S5	S6	S7	S8	S9	S10	S11	S12	○
0	0	0	0	1	P1/G1 ^(Note 3)	S6	S7	S8	S9	S10	S11	S12	-
0	0	0	1	0	P1/G1	P2/G2	S7	S8	S9	S10	S11	S12	-
0	0	0	1	1	P1/G1	P2/G2	P3/G3	S8	S9	S10	S11	S12	-
0	0	1	0	0	P1/G1	P2/G2	P3/G3	P4/G4	S9	S10	S11	S12	-
0	0	1	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	S10	S11	S12	-
0	0	1	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	S11	S12	-
0	0	1	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	S11	S12	-
0	1	0	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	S12	-
0	1	0	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	0	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	0	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	1	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	1	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	1	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
0	1	1	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	0	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	0	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	0	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	0	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	1	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	1	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	1	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	0	1	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	0	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	0	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	0	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	0	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	1	0	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	1	0	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	1	1	0	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-
1	1	1	1	1	P1/G1	P2/G2	P3/G3	P4/G4	P5/G5	P6/G6	P7/G7	P8/G8	-

P0	P1	P2	P3	P4	S13/ P9/ G9	S14/ P10/ G10	S15/ P11/ G11	S16/ P12/ G12	S17/ P13/ G13	S18/ P14/ G14	S19/ P15/ G15	S20/ P16/ G16	Reset condition
0	0	0	0	0	S13	S14	S15	S16	S17	S18	S19	S20	○
0	0	0	0	1	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	0	1	0	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	0	1	1	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	1	0	0	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	1	0	1	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	1	1	0	S13	S14	S15	S16	S17	S18	S19	S20	-
0	0	1	1	1	S13	S14	S15	S16	S17	S18	S19	S20	-
0	1	0	0	0	S13	S14	S15	S16	S17	S18	S19	S20	-
0	1	0	0	1	P9/G9	S14	S15	S16	S17	S18	S19	S20	-
0	1	0	1	0	P9/G9	P10/G10	S15	S16	S17	S18	S19	S20	-
0	1	0	1	1	P9/G9	P10/G10	P11/G11	S16	S17	S18	S19	S20	-
0	1	1	0	0	P9/G9	P10/G10	P11/G11	P12/G12	S17	S18	S19	S20	-
0	1	1	0	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	S18	S19	S20	-
0	1	1	1	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	S19	S20	-
0	1	1	1	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	S20	-
1	0	0	0	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	0	0	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	0	1	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	0	1	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	1	0	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	1	0	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	1	1	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	0	1	1	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	0	0	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	0	0	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	0	1	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	0	1	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	1	0	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	1	0	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	1	1	0	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-
1	1	1	1	1	P9/G9	P10/G10	P11/G11	P12/G12	P13/G13	P14/G14	P15/G15	P16/G16	-

(Note 3) Px/Gx : PWM output or General Purpose output (x = 1 to 16)

PWM is selected by PGx(x = 1 to 6) control data bit

Internal PWM or external PWM output is selected by EPx(x = 1 to 6).

External PWM / General Purpose output is selected by EPx(x = 7 to 16).

Control Data Functions – continued

When the General Purpose Output Port Function is selected, the correspondence between the output pins and the respective display data is given in the table below.

Output Pins	Corresponding Display Data			
	1/4 Duty mode	1/3 Duty mode	1/2 Duty mode	Static mode
S5/P1/G1	D17	D13	D9	D5
S6/P2/G2	D21	D16	D11	D6
S7/P3/G3	D25	D19	D13	D7
S8/P4/G4	D29	D22	D15	D8
S9/P5/G5	D33	D25	D17	D9
S10/P6/G6	D37	D28	D19	D10
S11/P7/G7	D41	D31	D21	D11
S12/P8/G8	D45	D34	D23	D12
S13/P9/G9	D49	D37	D25	D13
S14/P10/G10	D53	D40	D27	D14
S15/P11/G11	D57	D43	D29	D15
S16/P12/G12	D61	D46	D31	D16
S17/P13/G13	D65	D49	D33	D17
S18/P14/G14	D69	D52	D35	D18
S19/P15/G15	D73	D55	D37	D19
S20/P16/G16	D77	D58	D39	D20

When the General Purpose Output Port Function is selected, the respective output pin outputs a "HIGH" level when its corresponding display data is set to "1". Likewise, it will output a "LOW" level, if its corresponding display data is set to "0". For example, at 1/4 Duty mode, S8/P4/G4 is used as a General Purpose Output Port, if its corresponding display data D29 is set to "1", then S8/P4/G4 will output "HIGH" level. Likewise, if D29 is set to "0", then S8/P4/G4 will output "LOW" level.

Control Data Functions – continued

3. FL: Line Inversion or Frame Inversion switching control data

This control data bit selects either line inversion mode or frame inversion mode.

FL	Inversion mode	Reset condition
0	Line Inversion	○
1	Frame Inversion	-

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk.

Regarding driving waveform, refer to [LCD Driving Waveforms](#).

4. DR: 1/3 bias drive or 1/2 bias drive switching control data

This control data bit selects either 1/3 bias drive or 1/2 bias drive.

DR	Bias drive scheme	Reset condition
0	1/3 bias drive	○
1	1/2 bias drive	-

The settings take effect if except Static are already set by DT0 and DT1 control bits.

5. DT: 1/4 duty drive, 1/3 duty drive, 1/2 duty drive or Static drive switching control data

These control data bits select either 1/4 duty drive, 1/3 duty drive, 1/2 duty drive or Static drive

DT0	DT1	Duty drive scheme	Reset condition
0	0	Static drive	-
0	1	1/2 duty drive	-
1	0	1/3 duty drive	-
1	1	1/4 duty drive	○

6. FC0, FC1, FC2, FC3, FC4, FC5, and FC6: Common/Segment output waveform frame frequency switching control data

These control data bits set the frame frequency for common and segment output waveforms.

FC0	FC1	FC2	FC3	FC4	FC5	FC6	Frame Frequency fo(Hz)	Reset condition
0	0	0	0	0	0	0	$f_{OSC}^{(Note)}/12000$	○
0	0	0	0	0	0	1	$f_{OSC}/10908$	-
0	0	0	0	0	1	0	$f_{OSC}/10000$	-
0	0	0	0	0	1	1	$f_{OSC}/9230$	-
0	0	0	0	1	0	0	$f_{OSC}/8572$	-
0	0	0	0	1	0	1	$f_{OSC}/8000$	-
0	0	0	0	1	1	0	$f_{OSC}/7500$	-
0	0	0	0	1	1	1	$f_{OSC}/7058$	-
0	0	0	1	0	0	0	$f_{OSC}/6666$	-
0	0	0	1	0	0	1	$f_{OSC}/6316$	-
0	0	0	1	0	1	0	$f_{OSC}/6000$	-
0	0	0	1	0	1	1	$f_{OSC}/5714$	-
0	0	0	1	1	0	0	$f_{OSC}/5454$	-
0	0	0	1	1	0	1	$f_{OSC}/5218$	-
0	0	0	1	1	1	0	$f_{OSC}/5000$	-
0	0	0	1	1	1	1	$f_{OSC}/4800$	-
0	0	1	0	0	0	0	$f_{OSC}/4616$	-
0	0	1	0	0	0	1	$f_{OSC}/4444$	-
0	0	1	0	0	1	0	$f_{OSC}/4286$	-
0	0	1	0	0	1	1	$f_{OSC}/4138$	-
0	0	1	0	1	0	0	$f_{OSC}/4000$	-
0	0	1	0	1	0	1	$f_{OSC}/3870$	-
0	0	1	0	1	1	0	$f_{OSC}/3750$	-
0	0	1	0	1	1	1	$f_{OSC}/3636$	-
0	0	1	1	0	0	0	$f_{OSC}/3530$	-
0	0	1	1	0	0	1	$f_{OSC}/3428$	-
0	0	1	1	0	1	0	$f_{OSC}/3334$	-
0	0	1	1	0	1	1	$f_{OSC}/3244$	-
0	0	1	1	1	0	0	$f_{OSC}/3158$	-
0	0	1	1	1	0	1	$f_{OSC}/3076$	-

(Note) f_{OSC} : Internal oscillation frequency (600 kHz Typ)

Control Data Functions – continued

FC0	FC1	FC2	FC3	FC4	FC5	FC6	Frame Frequency fo(Hz)	Reset condition
0	0	1	1	1	1	0	$f_{OSC}^{(Note)} / 3000$	-
0	0	1	1	1	1	1	$f_{OSC} / 2926$	-
0	1	0	0	0	0	0	$f_{OSC} / 2858$	-
0	1	0	0	0	0	1	$f_{OSC} / 2790$	-
0	1	0	0	0	1	0	$f_{OSC} / 2728$	-
0	1	0	0	0	1	1	$f_{OSC} / 2666$	-
0	1	0	0	1	0	0	$f_{OSC} / 2608$	-
0	1	0	0	1	0	1	$f_{OSC} / 2554$	-
0	1	0	0	1	1	0	$f_{OSC} / 2500$	-
0	1	0	0	1	1	1	$f_{OSC} / 2448$	-
0	1	0	1	0	0	0	$f_{OSC} / 2400$	-
0	1	0	1	0	0	1	$f_{OSC} / 2352$	-
0	1	0	1	0	1	0	$f_{OSC} / 2308$	-
0	1	0	1	0	1	1	$f_{OSC} / 2264$	-
0	1	0	1	1	0	0	$f_{OSC} / 2222$	-
0	1	0	1	1	0	1	$f_{OSC} / 2182$	-
0	1	0	1	1	1	0	$f_{OSC} / 2142$	-
0	1	0	1	1	1	1	$f_{OSC} / 2106$	-
0	1	1	0	0	0	0	$f_{OSC} / 2068$	-
0	1	1	0	0	0	1	$f_{OSC} / 2034$	-
0	1	1	0	0	1	0	$f_{OSC} / 2000$	-
0	1	1	0	0	1	1	$f_{OSC} / 1968$	-
0	1	1	0	1	0	0	$f_{OSC} / 1936$	-
0	1	1	0	1	0	1	$f_{OSC} / 1904$	-
0	1	1	0	1	1	0	$f_{OSC} / 1874$	-
0	1	1	0	1	1	1	$f_{OSC} / 1846$	-
0	1	1	1	0	0	0	$f_{OSC} / 1818$	-
0	1	1	1	0	0	1	$f_{OSC} / 1792$	-
0	1	1	1	0	1	0	$f_{OSC} / 1764$	-
0	1	1	1	0	1	1	$f_{OSC} / 1740$	-
0	1	1	1	1	0	0	$f_{OSC} / 1714$	-
0	1	1	1	1	0	1	$f_{OSC} / 1690$	-
0	1	1	1	1	1	0	$f_{OSC} / 1666$	-
0	1	1	1	1	1	1	$f_{OSC} / 1644$	-
1	0	0	0	0	0	0	$f_{OSC} / 1622$	-
1	0	0	0	0	0	1	$f_{OSC} / 1600$	-
1	0	0	0	0	1	0	$f_{OSC} / 1578$	-
1	0	0	0	0	1	1	$f_{OSC} / 1558$	-
1	0	0	0	1	0	0	$f_{OSC} / 1538$	-
1	0	0	0	1	0	1	$f_{OSC} / 1518$	-
1	0	0	0	1	1	0	$f_{OSC} / 1500$	-
1	0	0	0	1	1	1	$f_{OSC} / 1482$	-
1	0	0	1	0	0	0	$f_{OSC} / 1464$	-
1	0	0	1	0	0	1	$f_{OSC} / 1446$	-
1	0	0	1	0	1	0	$f_{OSC} / 1428$	-
1	0	0	1	0	1	1	$f_{OSC} / 1412$	-
1	0	0	1	1	0	0	$f_{OSC} / 1396$	-
1	0	0	1	1	0	1	$f_{OSC} / 1380$	-
1	0	0	1	1	1	0	$f_{OSC} / 1364$	-
1	0	0	1	1	1	1	$f_{OSC} / 1348$	-

(Note) fosc: Internal oscillation frequency (600 kHz Typ)

Control Data Functions – continued

FC0	FC1	FC2	FC3	FC4	FC5	FC6	Frame Frequency fo(Hz)	Reset condition
1	0	1	0	0	0	0	$f_{OSC}^{(Note)} / 1334$	-
1	0	1	0	0	0	1	$f_{OSC} / 1318$	-
1	0	1	0	0	1	0	$f_{OSC} / 1304$	-
1	0	1	0	0	1	1	$f_{OSC} / 1290$	-
1	0	1	0	1	0	0	$f_{OSC} / 1276$	-
1	0	1	0	1	0	1	$f_{OSC} / 1264$	-
1	0	1	0	1	1	0	$f_{OSC} / 1250$	-
1	0	1	0	1	1	1	$f_{OSC} / 1238$	-
1	0	1	1	0	0	0	$f_{OSC} / 1224$	-
1	0	1	1	0	0	1	$f_{OSC} / 1212$	-
1	0	1	1	0	1	0	$f_{OSC} / 1200$	-
1	0	1	1	0	1	1	$f_{OSC} / 1188$	-
1	0	1	1	1	0	0	$f_{OSC} / 1176$	-
1	0	1	1	1	0	1	$f_{OSC} / 1166$	-
1	0	1	1	1	1	0	$f_{OSC} / 1154$	-
1	0	1	1	1	1	1	$f_{OSC} / 1142$	-
1	1	0	0	0	0	0	$f_{OSC} / 1132$	-
1	1	0	0	0	0	1	$f_{OSC} / 1122$	-
1	1	0	0	0	1	0	$f_{OSC} / 1112$	-
1	1	0	0	0	1	1	$f_{OSC} / 1100$	-
1	1	0	0	1	0	0	$f_{OSC} / 1090$	-
1	1	0	0	1	0	1	$f_{OSC} / 1082$	-
1	1	0	0	1	1	0	$f_{OSC} / 1072$	-
1	1	0	0	1	1	1	$f_{OSC} / 1062$	-
1	1	0	1	0	0	0	$f_{OSC} / 1052$	-
1	1	0	1	0	0	1	$f_{OSC} / 1044$	-
1	1	0	1	0	1	0	$f_{OSC} / 1034$	-
1	1	0	1	0	1	1	$f_{OSC} / 1026$	-
1	1	0	1	1	0	0	$f_{OSC} / 1016$	-
1	1	0	1	1	0	1	$f_{OSC} / 1008$	-
1	1	0	1	1	1	0	$f_{OSC} / 1000$	-
1	1	0	1	1	1	1	$f_{OSC} / 992$	-
1	1	1	0	0	0	0	$f_{OSC} / 984$	-
1	1	1	0	0	0	1	$f_{OSC} / 976$	-
1	1	1	0	0	1	0	$f_{OSC} / 968$	-
1	1	1	0	0	1	1	$f_{OSC} / 960$	-
1	1	1	0	1	0	0	$f_{OSC} / 952$	-
1	1	1	0	1	0	1	$f_{OSC} / 944$	-
1	1	1	0	1	1	0	$f_{OSC} / 938$	-
1	1	1	0	1	1	1	$f_{OSC} / 930$	-
1	1	1	1	0	0	0	$f_{OSC} / 924$	-
1	1	1	1	0	0	1	$f_{OSC} / 916$	-
1	1	1	1	0	1	0	$f_{OSC} / 910$	-
1	1	1	1	0	1	1	$f_{OSC} / 902$	-
1	1	1	1	1	0	0	$f_{OSC} / 896$	-
1	1	1	1	1	0	1	$f_{OSC} / 888$	-
1	1	1	1	1	1	0	$f_{OSC} / 882$	-
1	1	1	1	1	1	1	$f_{OSC} / 876$	-

(Note) fosc: Internal oscillation frequency (600 kHz Typ)

Control Data Functions – continued


7. OC: Internal oscillator operating mode/External clock operating mode switching control data in OSCIN/S37
These control data bits select either Internal oscillator operating or External clock operating mode.

OC	Operating mode	In/Out pin(OSCIN/S37) status	Reset condition
0	Internal oscillator	S37 (segment output)	○
1	External Clock	OSCIN (clock input)	-

OC = 1: the OSCIN/S37 pin can be used as input clock pin when External Clock is set by the control data.

<External Clock input timing function>

Internal oscillation/external clock select signal behavior is below.
Please input external clock after serial data sending.



8. SC: Segment on/off switching control data

This control data bit controls the on/off state of the segments.

SC	Display state	Reset condition
0	On	-
1	Off	○

Note that when the segments are turned off by setting SC to “1”, the segments are turned off by outputting segment off waveforms from the segment output pins.

9. BU0, BU1 and BU2: Normal mode/power-saving mode switching control data

These control data bits select either normal mode or power-saving mode.

BU0	BU1	BU2	Mode	OSC Oscillator	Segment outputs Common outputs	Output Pin States During Key Scan Standby					Reset condition
						KS1	KS2	KS3	KS4	KS5	
0	0	0	Normal	Operating	Operating	H	H	H	H	H	-
0	0	1	Power-saving	Stopped	Low(VSS)	L	L	L	L	H	-
0	1	0				L	L	L	H	H	-
0	1	1				L	L	H	H	H	-
1	0	0				L	H	H	H	H	-
1	0	1				H	H	H	H	H	-
1	1	0				H	H	H	H	H	-
1	1	1				H	H	H	H	H	○

Power-saving mode status: S5/P1/G1 to S20/P16/G16 = active only General Purpose output

S21 to S22 = low (VSS)

KS1/S23 to KS5/S27 = low (VSS)

KI1/S32 to KS4/S35 = low (VSS)

PWMIN/S36 = low (VSS)

OSCIN/S37 = low (VSS)

COM1 to COM4 = low (VSS)

Stop the LCD drive bias voltage generation circuit

Stop the Internal oscillation circuit

However, serial data transfer is possible when at Power-saving mode.

Regarding the details of INHb pin and the control of each output, refer to “[INHb Pin and Display Control](#)”.

Control Data Functions – continued

10. PG1, PG2, PG3, PG4, PG5 and PG6 : PWM/General Purpose output switching control data

This control data bit selects either PWM output or General Purpose output of Px/Gx pins. (x = 1 to 6)


PGx(x = 1 to 6)	Px/Gx(x = 1 to 6) pin status	Reset condition
0	PWM output	○
1	General Purpose output	-

The Px/Gx pin settings take effect only if PWM / General Purpose Output are already set by P0 to P4 control bits.


<PWM->GPO Changing function>

Normal behavior of changing GPO to PWM is below.

- PWM operation is started by command import timing of DD: 01 during GPO → PWM change.
- Please take care of reflect timing of new duty setting of DD: 10 and DD: 11 is from the next PWM.



In order to avoid this operation, please input commands in reverse as below.



Control Data Functions – continued

11. PF0, PF1, PF2, and PF3: PWM output waveform frame frequency switching control data

These control data bits set the frame frequency for PWM output waveforms of Px/Gx pins. (x = 1 to 6).

PF0	PF1	PF2	PF3	PWM output Frame Frequency f_p (Hz)	Reset condition
0	0	0	0	$f_{osc}/4096$	○
0	0	0	1	$f_{osc}/3840$	-
0	0	1	0	$f_{osc}/3584$	-
0	0	1	1	$f_{osc}/3328$	-
0	1	0	0	$f_{osc}/3072$	-
0	1	0	1	$f_{osc}/2816$	-
0	1	1	0	$f_{osc}/2560$	-
0	1	1	1	$f_{osc}/2304$	-
1	0	0	0	$f_{osc}/2048$	-
1	0	0	1	$f_{osc}/1792$	-
1	0	1	0	$f_{osc}/1536$	-
1	0	1	1	$f_{osc}/1280$	-
1	1	0	0	$f_{osc}/1024$	-
1	1	0	1	$f_{osc}/768$	-
1	1	1	0	$f_{osc}/512$	-
1	1	1	1	$f_{osc}/256$	-

The following can output PWM output waveforms when selected.

P0 to P4: PWM / General Purpose output is selected.

PG1 to PG6: PWM output is selected.

EP1 to EP6: Internal PWM is selected.

12. CT0, CT1, CT2 and CT3: LCD display contrast switching control data

These control data bits set display contrast

CT0	CT1	CT2	CT3	LCD Drive bias voltage for VLCD Level	Reset condition
0	0	0	0	1.000*VDD	○
0	0	0	1	0.975*VDD	-
0	0	1	0	0.950*VDD	-
0	0	1	1	0.925*VDD	-
0	1	0	0	0.900*VDD	-
0	1	0	1	0.875*VDD	-
0	1	1	0	0.850*VDD	-
0	1	1	1	0.825*VDD	-
1	0	0	0	0.800*VDD	-
1	0	0	1	0.775*VDD	-
1	0	1	0	0.750*VDD	-
1	0	1	1	0.725*VDD	-
1	1	0	0	0.700*VDD	-
1	1	0	1	0.675*VDD	-
1	1	1	0	0.650*VDD	-
1	1	1	1	0.625*VDD	-

These control data bits set VLCD voltage level (the max level voltage of LCD driving voltage).

Avoid setting VLCD voltage under 2.5 V.

And ensure "VDD – VLCD > 0.6 V" condition is satisfied.

Unstable IC output voltage may result if the above conditions are not satisfied.

Control Data Functions – continued

The relationship of LCD display contrast setting and VLCD voltage

CT Setting	Formula	VDD = 6.000	VDD = 5.500	VDD = 5.000	VDD = 4.500	VDD = 4.000	VDD = 3.000	[V]
0	VDD	VLCD = 6.000	VLCD = 5.500	VLCD = 5.000	VLCD = 4.500	VLCD = 4.000	VLCD = 3.000	[V]
1	0.975*VDD	VLCD = 5.850	VLCD = 5.363	VLCD = 4.875	VLCD = 4.388	VLCD = 3.900	VLCD = 2.925	[V]
2	0.950*VDD	VLCD = 5.700	VLCD = 5.225	VLCD = 4.750	VLCD = 4.275	VLCD = 3.800	VLCD = 2.850	[V]
3	0.925*VDD	VLCD = 5.550	VLCD = 5.088	VLCD = 4.625	VLCD = 4.163	VLCD = 3.700	VLCD = 2.775	[V]
4	0.900*VDD	VLCD = 5.400	VLCD = 4.950	VLCD = 4.500	VLCD = 4.050	VLCD = 3.600	VLCD = 2.700	[V]
5	0.875*VDD	VLCD = 5.250	VLCD = 4.813	VLCD = 4.375	VLCD = 3.938	VLCD = 3.500	VLCD = 2.625	[V]
6	0.850*VDD	VLCD = 5.100	VLCD = 4.675	VLCD = 4.250	VLCD = 3.825	VLCD = 3.400	VLCD = 2.550	[V]
7	0.825*VDD	VLCD = 4.950	VLCD = 4.538	VLCD = 4.125	VLCD = 3.713	VLCD = 3.300	VLCD = 2.475	[V]
8	0.800*VDD	VLCD = 4.800	VLCD = 4.400	VLCD = 4.000	VLCD = 3.600	VLCD = 3.200	VLCD = 2.400	[V]
9	0.775*VDD	VLCD = 4.650	VLCD = 4.263	VLCD = 3.875	VLCD = 3.488	VLCD = 3.100	VLCD = 2.325	[V]
10	0.750*VDD	VLCD = 4.500	VLCD = 4.125	VLCD = 3.750	VLCD = 3.375	VLCD = 3.000	VLCD = 2.250	[V]
11	0.725*VDD	VLCD = 4.350	VLCD = 3.988	VLCD = 3.625	VLCD = 3.263	VLCD = 2.900	VLCD = 2.175	[V]
12	0.700*VDD	VLCD = 4.200	VLCD = 3.850	VLCD = 3.500	VLCD = 3.150	VLCD = 2.800	VLCD = 2.100	[V]
13	0.675*VDD	VLCD = 4.050	VLCD = 3.713	VLCD = 3.375	VLCD = 3.038	VLCD = 2.700	VLCD = 2.025	[V]
14	0.650*VDD	VLCD = 3.900	VLCD = 3.575	VLCD = 3.250	VLCD = 2.925	VLCD = 2.600	VLCD = 1.950	[V]
15	0.625*VDD	VLCD = 3.750	VLCD = 3.438	VLCD = 3.125	VLCD = 2.813	VLCD = 2.500	VLCD = 1.875	[V]

 Disabled

Control Data Functions – continued

13. EP1, EP2, EP3, EP4, EP5, EP7, EP8, EP9, EP10, EP11, EP12, EP13, EP14, EP15 and EP16 :

Internal PWM/External PWM switching control data (EP1-EP6),

GPO/External PWM switching control data (EP7-EP16)

This control data bit select either External PWM output or internal generation PWM output of Px/Gx pins(x = 1 to 6).

EPx(x = 1 to 6)	Px/Gx(x = 1 to 6) pin status	Reset condition
0	Internal PWM	○
1	External PWM	-

The following can output PWM output waveforms when selected:

P0 to P4: PWM/General Purpose output is selected.

PG1 to PG6: PWM output is selected.

This control data bit select either GPO or external PWM output of Px/Gx pins(x = 7 to 16).


EPx(x = 7 to 16)	Px/Gx(x = 7 to 16) pin status	Reset condition
0	GPO	○
1	External PWM output	-

The following can output PWM output waveforms when selected:

P0 to P4: PWM/General Purpose output is selected.

If any one of external PWM setting in EP1-EP16, PWMIN/S36 pin can be as input pin.

The relation of P0 to P4, Px/Gx(x = 1 to 6), EP1 to EP16 is as follows



P0 to P4	PGx (x = 1 to 6)	EPx (x = 1 to 6)	EPx (x = 7 to 16)	Pin status			Reset condition
				Px/Gx (x = 1 to 6)	Px/Gx(x = 7 to 16)	PWMIN / S36	
Sx ^(Note 1)	0	0	0	Segment Output	Segment Output	Segment Output	○
Sx ^(Note 1)	0	0	1	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Sx ^(Note 1)	0	1	0	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Sx ^(Note 1)	0	1	1	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Sx ^(Note 1)	1	0	0	Segment Output	Segment Output	Segment Output	-
Sx ^(Note 1)	1	0	1	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Sx ^(Note 1)	1	1	0	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Sx ^(Note 1)	1	1	1	Segment Output	Segment Output	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	0	0	0	Internal PWM Output	GPO	Segment Output	-
Px/Gx ^(Note 2)	0	0	1	Internal PWM Output	External PWM Output	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	0	1	0	External PWM Output	GPO	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	0	1	1	External PWM Output	External PWM Output	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	1	0	0	GPO	GPO	Segment Output	-
Px/Gx ^(Note 2)	1	0	1	GPO	External PWM Output	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	1	1	0	GPO	GPO	PWMIN ^(Note 3)	-
Px/Gx ^(Note 2)	1	1	1	GPO	External PWM Output	PWMIN ^(Note 3)	-

(Note 1) Sx : Segment output is selected (x = 5 to 20)

(Note 2) Px/Gx : PWM / General Purpose output is selected (x = 1 to 16)

(Note 3) PWMIN is External PWM input pin.

Control Data Functions – continued

14. W10 to W18^(Note), W20 to W28, W30 to W38, W40 to W48, W50 to W58 and W60 to W68 : PWM output waveform duty setting control data.

These control data bits set the high level pulse width (duty) for PWM output waveforms of Px/Gx pins (x = 1 to 6).

N = 1 to 6, $T_p = 1/f_p$

Wn0	Wn1	Wn2	Wn3	Wn4	Wn5	Wn6	Wn7	Wn8	PWM duty	Reset condition
0	0	0	0	0	0	0	0	0	(0/256) x T_p	○
0	0	0	0	0	0	0	0	1	(1/256) x T_p	-
0	0	0	0	0	0	0	1	0	(2/256) x T_p	-
0	0	0	0	0	0	0	1	1	(3/256) x T_p	-
0	0	0	0	0	0	1	0	0	(4/256) x T_p	-
0	0	0	0	0	0	1	0	1	(5/256) x T_p	-
0	0	0	0	0	0	1	1	0	(6/256) x T_p	-
0	0	0	0	0	0	1	1	1	(7/256) x T_p	-
0	0	0	0	0	1	0	0	0	(8/256) x T_p	-
0	0	0	0	0	1	0	0	1	(9/256) x T_p	-
0	0	0	0	0	1	0	1	0	(10/256) x T_p	-
0	0	0	0	0	1	0	1	1	(11/256) x T_p	-
0	0	0	0	0	1	1	0	0	(12/256) x T_p	-
0	0	0	0	0	1	1	0	1	(13/256) x T_p	-
0	0	0	0	0	1	1	1	0	(14/256) x T_p	-
0	0	0	0	0	1	1	1	1	(15/256) x T_p	-
0	0	0	0	1	0	0	0	0	(16/256) x T_p	-
0	0	0	0	1	0	0	0	1	(17/256) x T_p	-
0	0	0	0	1	0	0	1	0	(18/256) x T_p	-
0	0	0	0	1	0	0	1	1	(19/256) x T_p	-
0	0	0	0	1	0	1	0	0	(20/256) x T_p	-
...	...	...	...	...	...	...	...	...	...	...
0	1	1	1	0	1	0	1	1	(235/256) x T_p	-
0	1	1	1	0	1	1	0	0	(236/256) x T_p	-
0	1	1	1	0	1	1	0	1	(237/256) x T_p	-
0	1	1	1	0	1	1	1	0	(238/256) x T_p	-
0	1	1	1	0	1	1	1	1	(239/256) x T_p	-
0	1	1	1	1	0	0	0	0	(240/256) x T_p	-
0	1	1	1	1	0	0	0	1	(241/256) x T_p	-
0	1	1	1	1	0	0	1	0	(242/256) x T_p	-
0	1	1	1	1	0	0	1	1	(243/256) x T_p	-
0	1	1	1	1	0	1	0	0	(244/256) x T_p	-
0	1	1	1	1	0	1	0	1	(245/256) x T_p	-
0	1	1	1	1	0	1	1	0	(246/256) x T_p	-
0	1	1	1	1	0	1	1	1	(247/256) x T_p	-
0	1	1	1	1	1	0	0	0	(248/256) x T_p	-
0	1	1	1	1	1	0	0	1	(249/256) x T_p	-
0	1	1	1	1	1	0	1	0	(250/256) x T_p	-
0	1	1	1	1	1	0	1	1	(251/256) x T_p	-
0	1	1	1	1	1	1	0	0	(252/256) x T_p	-
0	1	1	1	1	1	1	0	1	(253/256) x T_p	-
0	1	1	1	1	1	1	1	0	(254/256) x T_p	-
0	1	1	1	1	1	1	1	1	(255/256) x T_p	-
1	0	0	0	0	0	0	0	0	(256/256) x T_p	-
1	0	0	0	0	0	0	0	1	(256/256) x T_p	-
1	0	0	0	0	0	0	1	0	(256/256) x T_p	-
1	0	0	0	0	0	0	1	1	(256/256) x T_p	-
...	...	...	...	...	...	...	...	...	...	...
1	1	1	1	1	1	1	0	0	(256/256) x T_p	-
1	1	1	1	1	1	1	0	1	(256/256) x T_p	-
1	1	1	1	1	1	1	1	0	(256/256) x T_p	-
1	1	1	1	1	1	1	1	1	(256/256) x T_p	-

(Note) W10 to W18: S5/P1/G1 PWM duty data
W20 to W28: S6/P2/G2 PWM duty data
W30 to W38: S7/P3/G3 PWM duty data
W40 to W48: S8/P4/G4 PWM duty data
W50 to W58: S9/P5/G5 PWM duty data
W60 to W68: S10/P6/G6 PWM duty data

It is effective at the case of the following setting.

P0 to P4 : PWM / General Purpose output selected is selected.

PG1 to PG6 : PWM output is selected.

EP1 to EP6 : Internal PWM is selected.

Display Data and Output Pin Correspondence

1. 1/4 duty

Output pin ^(Note)	COM1	COM2	COM3	COM4
S5/P1/G1	D17	D18	D19	D20
S6/P2/G2	D21	D22	D23	D24
S7/P3/G3	D25	D26	D27	D28
S8/P4/G4	D29	D30	D31	D32
S9/P5/G5	D33	D34	D35	D36
S10/P6/G6	D37	D38	D39	D40
S11/P7/G7	D41	D42	D43	D44
S12/P8/G8	D45	D46	D47	D48
S13/P9/G9	D49	D50	D51	D52
S14/P10/G10	D53	D54	D55	D56
S15/P11/G11	D57	D58	D59	D60
S16/P12/G12	D61	D62	D63	D64
S17/P13/G13	D65	D66	D67	D68
S18/P14/G14	D69	D70	D71	D72
S19/P15/G15	D73	D74	D75	D76
S20/P16/G16	D77	D78	D79	D80
S21	D81	D82	D83	D84
S22	D85	D86	D87	D88
KS1/S23	D89	D90	D91	D92
KS2/S24	D93	D94	D95	D96
KS3/S25	D97	D98	D99	D100
KS4/S26	D101	D102	D103	D104
KS5/S27	D105	D106	D107	D108
KI1/S32	D125	D126	D127	D128
KI2/S33	D129	D130	D131	D132
KI3/S34	D133	D134	D135	D136
KI4/S35	D137	D138	D139	D140
PWMIN/S36	D141	D142	D143	D144
OSCIN/S37	D145	D146	D147	D148

(Note) The Segment Output Port function is assumed to be selected for the output pins – S5/P1/G1 to S20/P16/G16, KS1/S23 to KS5/S27, KI1/S32 to KI4/S35, PWMIN/S36, OSCIN/S37.

In case of BU97601FV-M, D1 to D16 and D109 to D124 are not available.

To illustrate further, the states of the S21 output pin is given in the table below.

Display data				State of S21 Output Pin
D81	D82	D83	D84	
0	0	0	0	LCD Segments corresponding to COM1 to COM4 are OFF.
0	0	0	1	LCD Segment corresponding to COM4 is ON.
0	0	1	0	LCD Segment corresponding to COM3 is ON.
0	0	1	1	LCD Segments corresponding to COM3 and COM4 are ON.
0	1	0	0	LCD Segment corresponding to COM2 is ON.
0	1	0	1	LCD Segments corresponding to COM2 and COM4 are ON.
0	1	1	0	LCD Segments corresponding to COM2 and COM3 are ON.
0	1	1	1	LCD Segments corresponding to COM2, COM3 and COM4 are ON.
1	0	0	0	LCD Segment corresponding to COM1 is ON.
1	0	0	1	LCD Segments corresponding to COM1 and COM4 are ON.
1	0	1	0	LCD Segments corresponding to COM1 and COM3 are ON.
1	0	1	1	LCD Segments corresponding to COM1, COM3 and COM4 are ON.
1	1	0	0	LCD Segments corresponding to COM1 and COM2 are ON.
1	1	0	1	LCD Segments corresponding to COM1, COM2, and COM4 are ON.
1	1	1	0	LCD Segments corresponding to COM1, COM2, and COM3 are ON.
1	1	1	1	LCD Segments corresponding to COM1 to COM4 are ON.

Display Data and Output Pin Correspondence – continued

2. 1/3 duty

Output pin ^(Note)	COM1	COM2	COM3
S5/P1/G1	D13	D14	D15
S6/P2/G2	D16	D17	D18
S7/P3/G3	D19	D20	D21
S8/P4/G4	D22	D23	D24
S9/P5/G5	D25	D26	D27
S10/P6/G6	D28	D29	D30
S11/P7/G7	D31	D32	D33
S12/P8/G8	D34	D35	D36
S13/P9/G9	D37	D38	D39
S14/P10/G10	D40	D41	D42
S15/P11/G11	D43	D44	D45
S16/P12/G12	D46	D47	D48
S17/P13/G13	D49	D50	D51
S18/P14/G14	D52	D53	D54
S19/P15/G15	D55	D56	D57
S20/P16/G16	D58	D59	D60
S21	D61	D62	D63
S22	D64	D65	D66
KS1/S23	D67	D68	D69
KS2/S24	D70	D71	D72
KS3/S25	D73	D74	D75
KS4/S26	D76	D77	D78
KS5/S27	D79	D80	D81
KI1/S32	D94	D95	D96
KI2/S33	D97	D98	D99
KI3/S34	D100	D101	D102
KI4/S35	D103	D104	D105
PWMIN/S36	D106	D107	D108
OSCIN/S37	D109	D110	D111

(Note) The Segment Output Port function is assumed to be selected for the output pins – S5/P1/G1 to S20/P16/G16, KS1/S23 to KS5/S27, KI1/S32 to KI4/S35, PWMIN/S36, OSCIN/S37.

In case of BU97601FV-M, D1 to D12 and D82 to D93 are not available.

To illustrate further, the states of the S21 output pin is given in the table below.

Display data			State of S21 Output Pin
D61	D62	D63	
0	0	0	LCD Segments corresponding to COM1 to COM3 are OFF.
0	0	1	LCD Segment corresponding to COM3 is ON.
0	1	0	LCD Segment corresponding to COM2 is ON.
0	1	1	LCD Segments corresponding to COM2 and COM3 are ON.
1	0	0	LCD Segment corresponding to COM1 is ON.
1	0	1	LCD Segments corresponding to COM1 and COM3 are ON.
1	1	0	LCD Segments corresponding to COM1 and COM2 are ON.
1	1	1	LCD Segments corresponding to COM1 to COM3 are ON.

Display Data and Output Pin Correspondence – continued

3. 1/2 duty

Output pin ^(Note)	COM1	COM2
S5/P1/G1	D9	D10
S6/P2/G2	D11	D12
S7/P3/G3	D13	D14
S8/P4/G4	D15	D16
S9/P5/G5	D17	D18
S10/P6/G6	D19	D20
S11/P7/G7	D21	D22
S12/P8/G8	D23	D24
S13/P9/G9	D25	D26
S14/P10/G10	D27	D28
S15/P11/G11	D29	D30
S16/P12/G12	D31	D32
S17/P13/G13	D33	D34
S18/P14/G14	D35	D36
S19/P15/G15	D37	D38
S20/P16/G16	D39	D40
S21	D41	D42
S22	D43	D44
KS1/S23	D45	D46
KS2/S24	D47	D48
KS3/S25	D49	D50
KS4/S26	D51	D52
KS5/S27	D53	D54
KI1/S32	D63	D64
KI2/S33	D65	D66
KI3/S34	D67	D68
KI4/S35	D69	D70
PWMIN/S36	D71	D72
OSCIN/S37	D73	D74

(Note) The Segment Output Port function is assumed to be selected for the output pins – S5/P1/G1 to S20/P16/G16, KS1/S23 to KS5/S27, KI1/S32 to KI4/S35, PWMIN/S36, OSCIN/S37.

In case of BU97601FV-M, D1 to D8 and D55 to D62 are not available.

To illustrate further, the states of the S21 output pin is given in the table below.

Display data		State of S21 Output Pin
D41	D42	
0	0	LCD Segments corresponding to COM1 and COM2 are OFF.
0	1	LCD Segment corresponding to COM2 is ON.
1	0	LCD Segment corresponding to COM1 is ON.
1	1	LCD Segments corresponding to COM1 and COM2 are ON.

Display Data and Output Pin Correspondence – continued

4. Static

Output pin ^(Note)	COM1
S5/P1/G1	D5
S6/P2/G2	D6
S7/P3/G3	D7
S8/P4/G4	D8
S9/P5/G5	D9
S10/P6/G6	D10
S11/P7/G7	D11
S12/P8/G8	D12
S13/P9/G9	D13
S14/P10/G10	D14
S15/P11/G11	D15
S16/P12/G12	D16
S17/P13/G13	D17
S18/P14/G14	D18
S19/P15/G15	D19
S20/P16/G16	D20
S21	D21
S22	D22
KS1/S23	D23
KS2/S24	D24
KS3/S25	D25
KS4/S26	D26
KS5/S27	D27
KI1/S32	D32
KI2/S33	D33
KI3/S34	D34
KI4/S35	D35
PWMIN/S36	D36
OSCIN/S37	D37

(Note) The Segment Output Port function is assumed to be selected for the output pins – S5/P1/G1 to S20/P16/G16, KS1/S23 to KS5/S27, KI1/S32 to KI4/S35, PWMIN/S36, OSCIN/S37.

In case of BU97601FV-M, D1 to D4 and D28 to D31 are not available.

To illustrate further, the states of the S21 output pin is given in the table below.

Display data	State of S21 Output Pin
D21	
0	LCD Segment corresponding to COM1 is OFF.
1	LCD Segment corresponding to COM1 is ON.

Serial Data Output

1. When SCL is stopped at the low level^(Note 1)




Figure 15. Serial Data Output Format

(Note 1)

1. X = Don't care
2. B0 to B3, A0 to A3: Serial Interface address

2. When SCL is stopped at the high level^(Note 2)




Figure 16. Serial Data Output Format

(Note 2)

1. X = Don't care
2. B0 to B3, A0 to A3: Serial Interface address
3. Serial Interface address: 43H
4. KD1 to KD20: Key data
5. PA: Power-saving acknowledge data
6. If a key data read operation is executed when SDO is high, the read key data (KD1 to KD20) and power-saving acknowledge data (PA) will be invalid.

Output Data

1.KD1 to KD20: Key Data

When a key matrix of up to 20 keys is formed from the KS1 to KS5 output pins and the KI1 to KI4 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1. The table shows the relationship between those pins and the key data bits.

Item	KI1	KI2	KI3	KI4
KS1	KD1	KD2	KD3	KD4
KS2	KD5	KD6	KD7	KD8
KS3	KD9	KD10	KD11	KD12
KS4	KD13	KD14	KD15	KD16
KS5	KD17	KD18	KD19	KD20

2.PA: Power-saving Acknowledge Data

This output data is set to the state when the key is pressed. In that case SDO will go to the low level. If serial data is input during this period and the mode is set (normal mode or power-saving mode), the IC will be set to that mode. PA is set to 1 in the power-saving mode and to 0 in the normal mode.

Power-saving Mode

Power-saving mode is activated when least one of control data BU0 or BU1 or BU2 is set to 1. All segment and common outputs will go low. The oscillation circuit will stop (It can be restarted by a key press), thus reducing power consumption. This mode can be disabled when control data bits BU0, BU1 and BU2 are all set to 0. However, note that the S5/P1/G1 to S20/P16/G16 outputs can still be used as general-purpose output ports according to the state of the P0 to P4 control data bits, even in power-saving mode. (See [Control Data Functions](#))

Key Scan Operation Function

1. Key scan timing

The key scan period is 4640T(s). To reliably determine the on/off state of the keys, the BU97601FV-M scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on SDO) 9904T(s) after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys again. Thus the BU97601FV-M cannot detect a key press shorter than 9904T(s).




Figure 17. Key Scan Timing^(Note)

(Note) In power-saving mode the high/low state of these pins is determined by the BU0 to BU2 bits in the control data. Key scan output signals are not output from pins that are set "L".

2. In Normal Mode

The pins KS1 to KS5 are set "H".

When a key is pressed a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.

If a key is pressed for longer than 9904T(s) (Where $T = 1/f_{osc}$) the BU97601FV-M outputs a key data read request (a low level on SDO) to the controller. The controller acknowledges this request and reads the key data. However, if SCE is high during a serial data transfer, SDO will be set "H".

After the controller reads the key data, the key data read request is cleared (SDO is set high) and the BU97601FV-M performs another key scan. Also note that SDO, being an open-drain output, requires a pull-up resistor (between 1 kΩ and 10 kΩ).




Figure 18. Key Scan Operation in Normal Mode

Key Scan Operation Function – continued

3. In Power-saving mode

The pins KS1 to KS5 are set to high or low by the BU0 to BU2 bits in the control data. (See the control data description for details.)


If a key on one of the lines corresponding to a KS1 to KS5 pin which is set high is pressed, the oscillator on the OSC pin is started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.

If a key is pressed for longer than $9904T(s)$ (Where $T = 1/f_{osc}$) the BU97601FV-M outputs a key data read request (a low level on SDO) to the controller. The controller acknowledges this request and reads the key data. However, if SCE is high during a serial data transfer, SDO will be set high.

After the controller reads the key data, the key data read request is cleared (SDO is set high) and the BU97601FV-M performs another key scan. However, this does not clear power-saving mode. Also note that SDO, being an open-drain output, requires a pull-up resistor (between 1 kΩ and 10 kΩ).

Power-saving mode key scan example

Example: BU0 = 0, BU1 = 0, BU2 = 1 (only KS5 high level output)



(Note)

These diodes are required to reliably recognize multiple key presses on the KS5 line when only KS5 is high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS5 key scan output signal when keys on the KS1 to KS5 lines are pressed at the same time.




Figure 19. Key Scan Operation in Power-saving Mode

Multiple Key Presses


Although the BU97601FV-M is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI4 input pin lines or multiple key presses on the KS1 to KS5 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bit and ignore such data.

Controller Key Data Read Technique

When the controller receives a key data read request from BU97601FV-M, it performs a key data read acquisition operation using either the Timer Based Key Data Acquisition or the Interrupt Based Key Data Acquisition.

Timer Based Key Data Acquisition Technique

Under the Timer Based Key Data Acquisition Technique, the controller uses a timer to determine the states of the keys (ON or OFF) and read the key data. Please refer to the flowchart below.



Key data read processing: Refer to [“Serial Data Output”](#)


Figure 20. Flowchart

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the SDO state when SCE is low every t_7 period without fail. If SDO is low, the controller recognizes that a key has been pressed and executes the key data read operation.

The period t_7 in this technique must satisfy the following condition.

$$t_7 > t_4 + t_5 + t_6$$

If a key data read operation is executed when SDO is high, the read key data (KD1 to KD20) and power-saving acknowledge data (PA) will be invalid.



t_3 : Key scan execution time when the key data agreed for two key scans. (9904T(s))

t_4 : Key scan execution time when the key data did not agree for two key scans and the key scan was executed again.

(19808T(s)) $T = 1/f_{OSC}$


t_5 : Key address (43H) transfer time

t_6 : Key data read time

Figure 21. Timer Based Key Data Read Operation

Controller Key Data Read Technique – continued**Interrupt Based Key Data Acquisition Technique**

Under the Interrupt Based Key Data Acquisition Technique, the controller uses interrupts to determine the state of the keys (ON or OFF) and read the key data. Please refer to the flow chart diagram below.




Key data read processing: Refer to [“Serial Data Output”](#)

Figure 22. Flowchart

Controller Key Data Read Technique – continued

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the SDO state when SCE is low. If SDO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t_8 has elapsed by checking the SDO state when SCE is low and reading the key data. The period t_8 in this technique must satisfy $t_8 > t_4$.

If a key data read operation is executed when SDO is high, the read key data (KD1 to KD20) and power-saving acknowledge data (PA) will be invalid.



t_3 : Key scan execution time when the key data agreed for two key scans. (9904T(s))

t_4 : Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (19808T(s)) $T = 1/f_{OSC}$

t_5 : Key address (43H) transfer time

t_6 : Key data read time

Figure 23. Interrupt Based Key Data Read Operation

LCD Driving Waveforms

1. Line Inversion 1/4 Duty 1/3 Bias Drive Scheme




Figure 24. LCD Waveform (Line Inversion, 1/4 DUTY, 1/3 BIAS)

LCD Driving Waveforms – continued

2. Line Inversion 1/4 Duty 1/2 Bias Drive Scheme




Figure 25. LCD Waveform (Line Inversion, 1/4 DUTY, 1/2 BIAS)

LCD Driving Waveforms – continued

3. Line Inversion 1/3 Duty 1/3 Bias Drive Scheme





Figure 26. LCD Waveform (Line Inversion, 1/3 DUTY, 1/3 BIAS) (Note)

(Note) COM4 function is same as COM1 at 1/3 duty.

LCD Driving Waveforms – continued


4. Line Inversion 1/3 Duty 1/2 Bias Drive Scheme

Figure 27. LCD Waveform (Line Inversion, 1/3 DUTY, 1/2BIAS) ^(Note)

(Note) COM4 function is same as COM1 at 1/3 duty.

LCD Driving Waveforms – continued

5. Line Inversion 1/2 Duty 1/3 Bias Drive Scheme

Figure 28. LCD Waveform (Line Inversion, 1/2 DUTY, 1/3 BIAS) *(Note)*

(Note) COM3 function is same as COM1 at 1/2 duty. COM4 function is same as COM2 at 1/2 duty.

LCD Driving Waveforms – continued

6. Line Inversion 1/2 Duty 1/2 Bias Drive Scheme




Figure 29. LCD Waveform (Line Inversion, 1/2 DUTY, 1/2BIAS) (Note)

(Note) COM3 function is same as COM1 at 1/2 duty. COM4 function is same as COM2 at 1/2 duty.

LCD Driving Waveforms – continued
7. Line Inversion Static Drive Scheme




Figure 30. LCD Waveform (Line Inversion, Static) ^(Note)

(Note) COM2, COM3 and COM4 function are same as COM1 at Static.

LCD Driving Waveforms – continued

8. Frame Inversion 1/4 Duty 1/3 Bias Drive Scheme




Figure 31. LCD Waveform (Frame Inversion, 1/4 DUTY, 1/3BIAS)

LCD Driving Waveforms – continued

9. Frame Inversion 1/4 Duty 1/2 Bias Drive Scheme




Figure 32. LCD Waveform (Frame Inversion, 1/4 DUTY, 1/2BIAS)

LCD Driving Waveforms – continued

10. Frame Inversion 1/3 Duty 1/3 Bias Drive Scheme




Figure 33. LCD Waveform (Frame Inversion, 1/3 DUTY, 1/3BIAS) (Note)

(Note) COM4 function is same as COM1 at 1/3 duty.

LCD Driving Waveforms – continued

11. Frame Inversion 1/3 Duty 1/2 Bias Drive Scheme




Figure 34. LCD Waveform (Frame Inversion, 1/3 DUTY, 1/2 BIAS) (Note)

(Note) COM4 function is same as COM1 at 1/3 duty.

LCD Driving Waveforms – continued

12. Frame Inversion 1/2 Duty 1/3 Bias Drive Scheme




Figure 35. LCD Waveform (Frame Inversion, 1/2 DUTY, 1/3BIAS) *(Note)*

(Note) COM3 function is same as COM1 at 1/2 duty. COM4 function is same as COM2 at 1/2 duty.

LCD Driving Waveforms – continued

13. Frame Inversion 1/2 Duty 1/2 Bias Drive Scheme




Figure 36. LCD Waveform (Frame Inversion, 1/2 DUTY, 1/2 BIAS) ^(Note)

(Note) COM3 function is same as COM1 at 1/2 duty. COM4 function is same as COM2 at 1/2 duty.

LCD Driving Waveforms – continued
14. Frame Inversion Static Drive Scheme




Figure 37. LCD Waveform (Frame Inversion, Static) (Note)

(Note) COM2, COM3 and COM4 function are same as COM1 at Static.

INHb Pin and Display Control

The INHb pin operates Display off of LCD.
INHb control depends on set pin function.

Below table shows terminal function and control by INHb pin.

Pin Function	Control	
	INHb = L	INHb = H
SEG/COM	Display forced off	Display on
PWM/GPO	Operation Stop	Operation Available
Key Scan	Available regardless of INHb	
External Clock Input External PWM Input	Available regardless of INHb	

Below table shows pin name and pin state of INHb = L.

Each output state are decided by Control data(P0 to P4, KM0 to KM2, OC, EPx(x = 1 to 16), PGx(x = 1 to 6))

For the details, please refer to "[Control Data Functions](#)".


Pin Name	Pin Function ^(Note) (In case of INHb = L)						
	SEG	COM	PWM	GPO	Keyscan	External Clock Input	External PWM Input
S5/P1/G1 to S20/P16/G16	Stop (VSS)	-	Stop (VSS)	Stop (VSS)	-	-	-
S1 to S4, S21 to S22, S28 to S31	Stop (VSS)	-	-	-	-	-	-
KS1/S23 to KS5/S27	Stop (VSS)	-	-	-	Keyscan Output operation	-	-
KI1/S32 to KI4/S35	Stop (VSS)	-	-	-	Keyscan Input operation	-	-
PWMIN/S36	Stop (VSS)	-	-	-	-	-	PWM Input operation
OSCIN/S37	Stop (VSS)	-	-	-	-	Clock Input operation	-
COM1 to COM4	-	Stop (VSS)	-	-	-	-	-

(Note) "-" means the terminal does not have the function

For example, S5/P1/G1 to S20/P16/G16 are not set COM, Keyscan, External Clock Input and External PWM Input

INHb Pin and Display Control – continued

Since the IC internal data (1/4-Duty: the display data D1 to D148 and the control data, 1/3-Duty: the display data D1 to D111 and the control data, 1/2-Duty: the display data D1 to D74 and the control data, Static: the display data D1 to D37 and the control data) is undefined when power is first applied, applications should set the INHb pin low at the same time as power is applied to turn off the display (This sets the S5 to S27, S32 to S37, COM1 to COM4 to the VSS level.) and during this period send serial data from the controller. The controller should then set the INHb pin high after the data transfer has completed. This procedure prevents meaningless displays at power on.


1. 1/4-Duty

(Note 1) $t1 \geq 0$, $t2 \geq 0$, t_c : 10 μ s(Min)

When VDD level is over 90 %, there may be cases where command is not received correctly in unstable VDD.

(Note 2) Display data are undefined. Regarding default value, refer to [Reset Condition](#).

Figure 38. Power ON/OFF and INHb Control Sequence (1/4-Duty)

2. 1/3-Duty

(Note 3) $t1 \geq 0$, $t2 \geq 0$, t_c : 10 μ s(Min)

When VDD level is over 90 %, there may be cases where command is not received correctly in unstable VDD.

(Note 4) Display data are undefined. Regarding default value, refer to [Reset Condition](#).

Figure 39. Power ON/OFF and INHb Control Sequence (1/3-Duty)

INHb Pin and Display Control – continued

3. 1/2-Duty




Figure 40. Power ON/OFF and INHb Control Sequence (1/2-Duty)

4. Static




Figure 41. Power ON/OFF and INHb Control Sequence (Static)

Oscillation Stabilization Time

It must be noted that the oscillation of the internal oscillation circuit is unstable for a maximum of 100 μ s (oscillation stabilization time) after oscillation has started.




Figure 42. Oscillation Stabilization Time

Power-saving mode operation in external clock mode

After receiving [BU0,BU1,BU2] = [1,1,1], BU97601FV-M enters to power saving mode synchronized with frame then Segment and Common ports output VSS level.

Therefore, in external clock mode, it is necessary to input the external clock based on each frame frequency setting after sending [BU0,BU1,BU2] = [1,1,1].

For the required number of clock, refer to [“6. FC0, FC1, FC2, FC3, FC4, FC5, and FC6: Common/Segment output waveform frame frequency switching control data”](#).

For example, please input the external clock as below.

[FC0, FC1, FC2, FC3, FC4, FC5, FC6] = [0,0,0,0,0,0,0]: In case of $f_{OSC}/12000$ setting, it needs over 12000 clk,

[FC0, FC1, FC2, FC3, FC4, FC5, FC6] = [0,1,0,1,0,1,0]: In case of $f_{OSC}/2308$ setting, it needs over 2308 clk,

[FC0, FC1, FC2, FC3, FC4, FC5, FC6] = [1,1,1,1,1,1,1]: In case of $f_{OSC}/876$ setting, it needs over 876 clk

Please refer to the timing chart below.




Figure 43. External Stop Timing(1/4-Duty)

Voltage Detection Type Reset Circuit (VDET)

The Voltage Detection Type Reset Circuit generates an output signal that resets the system when power is applied for the first time and when the power supply voltage drops (that is, for example, the power supply voltage is less than or equal to the power down detection voltage (VDET = 1.8 V Typ). To ensure that this reset function works properly, it is recommended that a capacitor be connected to the power supply line so that both the power supply voltage (VDD) rise time when power is first applied and the power supply voltage (VDD) fall time when the voltage drops are at least 1 ms.

To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.




Figure 44. VDET Detection Timing

Power supply voltage VDD fall time: $t_1 > 1 \text{ ms}$

Power supply voltage VDD rise time: $t_2 > 1 \text{ ms}$

Internal reset power supply retain time: $t_3 > 1 \text{ ms}$

When it is difficult to keep above conditions, it is possibility to cause meaningless display due to no IC initialization.

Please execute the IC initialization as quickly as possible after Power-on to reduce such an affect.

See the IC initialization flow as below.

But since commands are not received when the power is OFF, the IC initialization flow is not the same function as POR.

Set [BU0,BU1,BU2] = [1,1,1](power-saving mode) and SC = 1(Display Off) as quickly as possible after Power-on.

BU97601FV-M can receive commands in 0ns after Power-on(VDD level is 90 %).

Please refer to the timing chart of "[INHb Pin and Display Control](#)".

Reset Condition

When BU97601FV-M is initialized, the internal status after power supply has been reset as the following table.

Instruction	At Reset Condition
Key Scan mode	[KM0,KM1,KM2] = [1,1,1]:Keyscan no use
S5/P1/G1 to S20/P16/G16 pin	[P0,P1,P2,P3,P4] = [0,0,0,0,0]:all segment output
Inversion mode	FL = 0:Line Inversion
LCD bias	DR = 0:1/3 bias
LCD duty	[DT0,DT1] = [1,1]:1/4 duty
DISPLAY frequency	[FC0,FC1,FC2,FC3,FC4,FC5,FC6] = [0,0,0,0,0,0,0]: $f_{osc}/12000$
Display clock mode	OC = 0:Internal oscillator
LCD display	SC = 1:OFF
Power mode	[BU0, BU1, BU2] = [1,1,1]:Power saving mode
PWM/GPO output	PGx = 0:PWM output(x = 1 to 6)
External PWM	[EP1,EP2,EP3,EP4,EP5,EP6,EP7,EP8,EP9,EP10,EP11,EP12,EP13,EP14,EP16] = [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]: External PWM OFF
PWM frequency	[PF0,PF1,PF2,PF3] = [0,0,0,0]: $f_{osc}/4096$
PWM duty	[Wn0 to Wn8] = [0,0,0,0,0,0,0,0,0]: $(0/256) \times T_p$ (n = 1 to 6, $T_p = 1/f_p$)
Display Contrast setting	[CT0,CT1,CT2,CT3] = [0,0,0,0]:VLCD Level is $1.00 \times VDD$

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued**11. Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.


12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

Ordering Information

B U 9 7 6 0 1 F V										-	ME 2		
Part Number										Package		Product Rank	
										FV : SSOP-B40		M: for Automotive	
												Packaging Specification	
												E2: Embossed tape and reel	
												(SSOP-B40)	




Marking Diagram



Physical Dimension, Tape and Reel Information

Package Name


SSOP-B40



(UNIT ; mm)
 PKG : SSOP-B40
 Drawing No. EX157-5001

<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2000pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



Version / Revision History

Version	date	description
001	13. Sep. 2016	New Release
002	01. Oct. 2019	Page.4 Delete temperature condition in Absolute Maximum Rating Page.6 Modify Figure Name. Page.8 Add Pin Description Note Page.11,13,15,17and 23 Add Description Page.27 Correction of errors of Pin stats table. Page.54 Add INHb Pin and Display Control description Page.58 Add Voltage Detection Type Reset Circuit (VDET) additional explanation. Page.60 Delete 13. Data transmission in Operational Notes (Move to Voltage Detection Type Reset Circuit (VDET)) Minor correction to have more conformity between Japanese and English version.

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ROHM Semiconductor:](#)

[BU97601FV-ME2](#)