

# **Automotive 0.3A Variable Output LDO Regulator**





#### **BDxxHA3MEFJ-M**

#### General Description

BDxxHA3MEFJ-M is a LDO regulator with output current 0.3A. The output accuracy is ±1% of output voltage. With external resistance, it is available to set the output voltage at random (from 1.5V to 7.0V). It has package type: HTSOP-J8. Over current protection (for protecting the IC destruction by output short circuit), circuit current ON/OFF switch (for setting the circuit 0µA at shutdown mode), and thermal shutdown circuit (for protecting IC from heat destruction by over load condition) are all built in. It is usable for ceramic capacitor and enables to improve smaller set and long-life.

#### Features

- High accuracy reference voltage circuit
- Built-in Over Current Protection circuit (OCP)
- Built-in Thermal Shut Down circuit (TSD)
- With shut down switch
- AEC-Q100 Qualified

#### Key Specifications

Input power supply voltage range: 4.5V to 8.0V Output voltage range(Variable type): 1.5V to 7.0V

Output voltage(Fixed type): 1.5V/1.8V/2.5V/3.0V/3.3V 5.0V/6.0V/7.0V


Output current: 0.3A (Max.) Shutdown current: 0μA(Typ.) -40°C to +105°C Package HTSOP-J8

(Typ.) (Max.) (Typ.) 4.90mm x 6.00mm x 1.00mm




# Typical Application Circuit


Operating temperature range:



CIN, COUT: Ceramic Capacitor



CIN, COUT: Ceramic Capacitor



# ●Block Diagram




Fig.1 Block Diagram

# BDxxHA3MEFJ-M (Fixed type)





Fig.2 Block Diagram (Fixed type)

# **●**Pin Configuration



#### Pin Description

Pin No.	Pin name	Pin Function		
1	Vo	Output pin		
2	FB/Vo_s	Feedback pin		
3	GND	GND pin		
4	N.C.	Non Connection (Used to connect GND or OPEN state.)		
5	EN	Enable pin		
6	N.C.	Non Connection (Used to connect GND or OPEN state.)		
7	N.C.	Non Connection (Used to connect GND or OPEN state.)		
8	$V_{CC}$	Input pin		
Reverse	FIN	Substrate(Connect to GND)		

● Absolute Maximum Ratings (Ta=25°C)

Para	meter	Symbol	Limits	Unit
Power supply voltage		$V_{CC}$	10.0 * <sup>1</sup>	V
EN voltage		$V_{EN}$	10.0	V
Power dissipation HTSOP-J8		Pd <sup>*2</sup>	2110 <sup>*2</sup>	mW
Operating Temperatur	re Range	Topr	-40 to +105	°C
Storage Temperature	Range	Tstg	-55 to +150	°C
Junction Temperature		Tjmax	+150	°C

<sup>\*1</sup> Not to exceed Pd

● Recommended Operating Ratings (Ta=25°C)

	,			
Parameter	Symbol	Min.	Max.	Unit
Input power supply voltage	V <sub>CC</sub>	4.5	8.0	V
EN voltage	$V_{EN}$	0.0	8.0	V
Output voltage setting range	Vo	1.5	7.0	V
Output current	Io	0.0	0.3	Α


# ● Electrical Characteristics (Unless otherwise noted, EN=3V, Vcc=6V, R1=43kΩ, R2=8.2kΩ)

Parameter	Symbol	Temp	Min.	Тур.	Max.	Unit	Conditions	
Circuit current at shutdown		25°C	-	0	5		V 0V 0FF made	
mode	I <sub>SD</sub>	-40~105°C	-	1	5	μA	V <sub>EN</sub> =0V, OFF mode	
Dice current		25°C	-	600	900			
Bias current	Icc	-40~105°C	-	1	1200	μA		
Line regulation	Dogl	25°C	-	25	50	m\/	// (//a+0.0)/ ) > 0)/	
Line regulation	Reg.I	-40~105°C	-	1	50	mV	V <sub>CC</sub> =( Vo+0.9V )→8.0V	
Load regulation	Dogl	25°C	-	25	75	m\/	1 0 0 24	
Load regulation	Reg I <sub>0</sub>	-40~105°C	-	ı	75	mV	I <sub>0</sub> =0→0.3A	
Minimum dropout Voltage	V <sub>co</sub>	25°C	-	0.6	0.9	>	V <sub>CC</sub> =5V, I <sub>O</sub> =0.3A	
wiinimum dropout voitage		-40~105°C	-	ı	1.2			
Output reference voltage	\/	25°C	0.792	0.800	0.808	V	1 O A	
(Variable type)	$V_{FB}$	-40~105°C	0.776	ı	0.824	V	I <sub>O</sub> =0mA	
Output voltage(Fixed type)	Vo	25°C	V <sub>O</sub> ×0.99	Vo	$V_0 \times 1.01$	V	I 0 m A	
Output voltage(Fixed type)		-40~105°C	Vo×0.97	Vo	Vo × 1.03	V	I <sub>O</sub> =0mA	
EN Low voltage	\/ (I = \)	25°C	0	•	8.0	V		
EN Low voltage	V <sub>EN</sub> (Low)	-40~105°C	0	•	0.8	٧		
EN High voltage	\/ (Lliah)	25°C	2.4	-	8.0	V		
EN High voltage	V <sub>EN</sub> (High)	-40~105°C	2.4	1	8.0	V		
EN Pige gurrent	I <sub>EN</sub>	25°C	1	3	9			
EN Bias current		-40~105°C	-	ı	9	μA		

<sup>\*2</sup> Reduced by 16.9mW/°C for each increase in Ta of 1°C over 25°C. (when mounted on a board 70mm×70mm×1.6mm glass-epoxy board, two layer)

#### **●**Typical Performance Curves

(Unless otherwise noted, EN=3V,  $V_{CC}$ =6V, R1=43k $\Omega$ , R2=8.2k $\Omega$ )




SomV/div

lo
0.2A/div

10usec/div

Fig.3
Transient Response
(0→0.3A)
Co=1μF, Ta=-40°C

Fig.4
Transient Response
(0→0.3A)
Co=1µF, Ta=25°C







Fig.5
Transient Response
(0→0.3A)
Co=1µF,Ta=105°C

Fig.6
Transient Response
(0.3→0A)
Co=1µF,Ta=-40°C







Fig.7 Transient Response (0.3→0A) Co=1µF,Ta=25°C


Fig.8
Transient Response
(0.3→0A)
Co=1µF,Ta=105°C




V<sub>EN</sub> 2V/div
Vcc
5V/div
Vo
5V/div
3

Fig.9 Input sequence 1 Co=1µF,Ta=-40°C

Fig.10 Input sequence 1 Co=1µF,Ta=25°C





Co=1µF,Ta=25°C









Fig.14
OFF sequence 1
Co=1µF,Ta=105°C



















 $\begin{array}{c} \text{Fig.23} \\ \text{Ta-I}_{\text{SD}} \\ (\text{V}_{\text{EN}} = 0\text{V}) \end{array}$ 





 $I_0$ - $V_0$ 







Fig.27 Vcc-Vo (Io=0mA)



 $\begin{array}{c} \text{Fig.28} \\ \text{TSD (I}_{\text{O}}\text{=}0\text{mA)} \end{array}$ 





Fig.29 OCP







Fig.31 Operation Safety area



 $\begin{array}{c} \text{Fig.32} \\ \text{PSRR}(I_{O}\text{=}0\text{mA}) \end{array}$ 




Fig.33 Ta-Vdrop (V<sub>CC</sub>=6V, Io=0.3A)




Fig.34 Minimum dropout Voltage 1 (V<sub>CC</sub>=4.5V)




Fig.35 Minimum dropout Voltage 2 (V<sub>CC</sub>=6.0V)





Fig.36 Minimum dropout Voltage 3 (V<sub>CC</sub>=8.0V)

#### Power Dissipation



Measure condition: mounted on a ROHM board, and IC

Substrate size: 70mm × 70mm × 1.6mm (Substrate with thermal via)

- Solder the substrate and package reverse exposure heat radiation part
- ① IC only  $\theta$  i-a=249.5°C/W
- ② 1-layer (copper foil are :0mm × 0mm)  $\theta$  j-a=153.2°C/W
- 3 2-layer (copper foil are :15mm × 15mm)  $\theta$  j-a=113.6°C/W
- 4 2-layer (copper foil are :70mm × 70mm)  $\theta$  j-a=59.2°C/W
- 5 4-layer (copper foil are :70mm × 70mm)θ j-a=33.3°C/W

Thermal design should allow operation within the following conditions. Note that the temperatures listed are the allowed temperature limits, and thermal design should allow sufficient margin from the limits.

- 1. Ambient temperature Ta can be no higher than 105°C.
- 2. Chip junction temperature (Tj) can be no higher than 150°C.

Chip junction temperature can be determined as follows:

Calculation based on ambient temperature (Ta)

Tj=Ta+
$$\theta$$
j-a×W

<Reference values>

 $\theta$  j-a: HTSOP-J8 153.2°C/W 1-layer substrate (copper foil density 0mm × 0mm) 113.6°C/W 2-layer substrate (copper foil density 15mm × 15mm) 59.2°C/W 2-layer substrate (copper foil density 70mm × 70mm) 33.3°C/W 4-layer substrate (copper foil density 70mm × 70mm) Substrate size: 70mm × 70mm × 1.6mm (substrate with thermal via)

Most of the heat loss that occurs in the BDxxHA3MEFJ-M is generated from the output Pch FET. Power loss is determined by the total  $V_{\text{CC}}$ - $V_{\text{O}}$  voltage and output current. Be sure to confirm the system input and output voltage and the output current conditions in relation to the heat dissipation characteristics of the  $V_{\text{CC}}$  and  $V_{\text{O}}$  in the design. Bearing in mind that heat dissipation may vary substantially depending on the substrate employed (due to the power package incorporated in the BDxxHA3MEFJ-M make certain to factor conditions such as substrate size into the thermal design.

$$Power \ consumption[W] = \Big\{ \ Input \ voltage \ (V_{CC}) \ - \ Output \ voltage \ (V_O) \Big\} \times I_O(Ave)$$

Example) Where 
$$V_{CC}$$
=5.0V,  $V_{O}$ =3.3V,  $I_{O}$ (Ave) = 0.1A, Power consumption[W] =  $\left\{5.0V - 3.3V\right\} \times 0.1A$ 


=0.17W

#### ●Input-to-Output Capacitor

It is recommended that a capacitor is placed nearby pin between Input pin and GND, output pin and GND.

A capacitor, between input pin and GND, is valid when the power supply impedance is high or drawing is long. Also as for a capacitor, between output pin and GND, the greater the capacity, more sustainable the line regulation and it makes improvement of characteristics by load change. However, please check by mounted on a board for the actual application. Ceramic capacitor usually has difference, thermal characteristics and series bias characteristics, and moreover capacity decreases gradually by using conditions.


For more detail, please be sure to inquire the manufacturer, and select the best ceramic capacitor.



Ceramic capacitor capacity – DC bias characteristics (Characteristics example)


# ●Equivalent Series Resistance ESR (ceramic capacitor etc.)

Please attach an anti-oscillation capacitor between  $V_0$  and GND. Capacitor usually has ESR(Equivalent Series Resistance), and operates stable in ESR-I $_0$  range, showed right. Generally, ESR of ceramic, tantalum and electronic capacitor etc. is different for each, so please be sure to check a capacitor which is going to use, and use it inside the stable operating region, showed right. Then, please evaluate for the actual application.



ESR - I<sub>O</sub> characteristics


#### ● Evaluation Board Circuit



#### ● Evaluation Board Parts List

Designation	Value	Part No.	Company	Designation	Value	Part No.	Company
R1	43kΩ	MCR01PZPZF4302	ROHM	C4	-	-	-
R2	8.2kΩ	MCR01PZPZF8201	ROHM	C5	1µF	CM105X7R105K16AB	KYOCERA
R3	-	-	-	C6			
R4	-	-	-	C7	-	-	-
R5	-	-	-	C8	-	•	-
R6	-	-	-	C9	-	-	-
C1	1μF	CM105B105K16A	KYOCERA	C10	-	•	-
C2	-	-		U1	-	BD00HA3MEFJ-M	ROHM
C3	-	-		U2	-	-	-

# Board Layout




- ·Input capacitor  $C_{IN}$  of  $V_{CC}$  ( $V_{IN}$ ) should be placed very close to  $V_{CC}(V_{IN})$  pin as possible, and used broad wiring pattern. Output capacitor  $C_{OUT}$  also should be placed close to IC pin as possible. In case connected to inner layer GND plane, please use several through hole.
- FB pin has comparatively high impedance, and is apt to be effected by noise, so floating capacity should be minimum as possible. Please be careful in wiring drawing
- · Please take GND pattern space widely, and design layout to be able to increase radiation efficiency.
- For output voltage setting

Output voltage can be set by FB pin voltage (0.800V typ.) and external resistance R1, R2.


$$V_0 = V_{FB} \times \frac{R1 + R2}{R2}$$

(The use of resistors with R1+R2=1k to  $90k\Omega$  is recommended)

# ●I/O Equivalent Circuits (Output Voltage Vairable type)



# ●I/O Equivalent Circuits (Output Voltage Fixed type)



#### Operational Notes

#### (1). Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

#### (2). Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

#### (3). Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

#### (4). GND voltage

The potential of GND pin must be minimum potential in all operating conditions.

#### (5). Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

#### (6). Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

#### (7). Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

#### (8). ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

#### (9). Thermal shutdown circuit

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

	TSD ON Temperature[°C] (typ.)	Hysteresis Temperature [°C] (typ.)
BDxxHA3MEFJ-M	175	15

#### (10). Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.

#### (11). Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated.


P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitable in the structure of the IC.

The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND(P substrate) voltage to an input pin, should not be used.



#### (12). Ground Wiring Pattern.

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.


# Status of this document


The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.


# ● Physical Dimension Tape and Reel Information

# HTSOP-J8





# Marking Diagram



Revision History

Date	Revision	Changes
31.Aug.2012	001	New Release

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JÁPAN	USA	EU	CHINA	
CLASSⅢ	CLACCIII	CLASS II b	CLASSIII	
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSIII	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# **Precaution for Mounting / Circuit board design**

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

# **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2014 ROHM Co., Ltd. All rights reserved. Rev.001

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **ROHM Semiconductor:**

BD25HA3MEFJ-ME2 BD30HA3MEFJ-ME2 BD18HA3MEFJ-ME2 BD60HA3MEFJ-ME2 BD00HA3MEFJ-ME2 BD70HA3MEFJ-ME2 BD33HA3MEFJ-ME2 BD50HA3MEFJ-ME2