

300mA Variable / Fixed Output LDO Regulators


BDxxGA3WEFJ / BDxxGA3WNUX

General Description

BDxxGA3WEFJ / BDxxGA3WNUX series devices are LDO regulators with an output current of 300mA. The output accuracy is $\pm 1\%$ of the output voltage. Both fixed and variable output voltage devices are available. The output voltage of the variable output voltage device can be varied from 1.5V to 13V using external resistors. Various fixed output voltage devices that do not use external resistors are also available. It can be used for a wide range of digital appliance applications. It has small package types : HTSOP-J8 (4.90mm x 6.00mm x 1.00mm) / VSON008X2030 (2.00mm x 3.00mm x 0.60mm). These devices have built-in over current protection to protect the device when output is shorted, 0 μ A shutdown mode, and thermal shutdown circuit to protect the device during thermal over-load conditions. These LDO regulators are usable with ceramic capacitors that enable a smaller layout and longer life.

Features


- $\pm 1\%$ output voltage accuracy
- Built-in Over Current Protection (OCP)
- Built-in Thermal Shut Down circuit (TSD)
- Zero μ A shutdown mode

Key Specifications


- Input power supply voltage range: 4.5V to 14.0V
- Output voltage range(Variable type): 1.5V to 13.0V
- Output voltage(Fixed type): 1.5V/1.8V/2.5V/3.0V/3.3V
5.0V/6.0V/7.0V/8.0V/9.0V/10V/12V
- Output current: 0.3A (Max.)
- Shutdown current: 0 μ A(Typ.)
- Operating temperature range: -25°C to +85°C

Package

	(Typ.)	(Typ.)	(Max.)
HTSOP-J8 (EFJ)	4.90mm x 6.00mm x 1.00mm		
VSON008X2030 (NUX)	2.00mm x 3.00mm x 0.60mm		




Typical Application Circuit



C_{IN} , C_{OUT} : Ceramic Capacitor

Output voltage variable type



C_{IN} , C_{OUT} : Ceramic Capacitor

Output voltage fixed type

●Ordering Information

B D x x G A 3 W y y y						-	z z	
Part Number	Output voltage	Input voltage range	Output current	Shutdown mode	Package		Packaging and forming specification	
	00:Variable 15:1.5V 18:1.8V 25:2.5V 30:3.0V 33:3.3V 50:5.0V 60:6.0V 70:7.0V 80:8.0V 90:9.0V J0:10.0V J2:12.0V	G:15V	A3:0.3A	"W":Included	EFJ :HTSOP-J8 NUX:VSON008X2030		E2:Emboss tape reel (HTSOP-J8) TR:Emboss tape reel (VSON008X2030)	

●Line up

xx	Output Voltage(V)	Product Name	
00	variable	BD00GA3WEFJ-E2	BD00GA3WNUX-TR
15	1.5	BD15GA3WEFJ-E2	BD15GA3WNUX-TR
18	1.8	BD18GA3WEFJ-E2	BD18GA3WNUX-TR
25	2.5	BD25GA3WEFJ-E2	BD25GA3WNUX-TR
30	3.0	BD30GA3WEFJ-E2	BD30GA3WNUX-TR
33	3.3	BD33GA3WEFJ-E2	BD33GA3WNUX-TR
50	5.0	BD50GA3WEFJ-E2	BD50GA3WNUX-TR
60	6.0	BD60GA3WEFJ-E2	BD60GA3WNUX-TR
70	7.0	BD70GA3WEFJ-E2	BD70GA3WNUX-TR
80	8.0	BD80GA3WEFJ-E2	BD80GA3WNUX-TR
90	9.0	BD90GA3WEFJ-E2	BD90GA3WNUX-TR
J0	10.0	BDJ0GA3WEFJ-E2	BDJ0GA3WNUX-TR
J2	12.0	BDJ2GA3WEFJ-E2	BDJ2GA3WNUX-TR

●Block Diagram

BD00GA3WEFJ / BD00GA3WNUX (Variable output voltage type)





Figure 1. Block Diagram

●Pin Configuration (TOP VIEW)



●Pin Description

Pin No.	Pin name	Pin Function
1	Vo	Output pin
2	FB	Feedback pin
3	GND	GND pin
4	N.C.	No Connect (Connect to GND or leave OPEN)
5	EN	Enable pin
6	N.C.	No Connect (Connect to GND or leave OPEN)
7	N.C.	No Connect (Connect to GND or leave OPEN)
8	Vcc	Input pin
Reverse	FIN	Substrate(Connect to GND)

●Block Diagram
BDxxGA3WEFJ / BDxxGA3WNUX (Fixed output voltage type)





Figure 2. Block Diagram

●Pin Configuration (TOP VIEW)



●Pin Description

Pin No.	Pin name	Pin Function
1	Vo	Output pin
2	Vo_s	Output voltage monitor pin
3	GND	GND pin
4	N.C.	No Connect (Connect to GND or leave OPEN)
5	EN	Enable pin
6	N.C.	No Connect (Connect to GND or leave OPEN)
7	N.C.	No Connect (Connect to GND or leave OPEN)
8	Vcc	Input pin
Reverse	FIN	Substrate(Connect to GND)

●Absolute Maximum Ratings (Ta=25°C)

Parameter		Symbol	Ratings	Unit
Power supply voltage		V_{CC}	15.0 * ¹	V
EN voltage		V_{EN}	15.0	V
Power dissipation	HTSOP-J8	P_d^{*2}	2110 * ²	mW
	VSON008X2030	P_d^{*3}	1700 * ³	
Operating Temperature Range		T_{opr}	-25 to +85	°C
Storage Temperature Range		T_{stg}	-55 to +150	°C
Junction Temperature		T_{jmax}	+150	°C

*1 Not to exceed P_d

*2 Reduced by 16.9mW/°C for temperature above 25°C. (When mounted on a two-layer glass epoxy board with 70mm × 70mm × 1.6mm dimension)

*3 Reduced by 13.6mW/°C for temperature above 25°C. (When mounted on a four-layer glass epoxy board with 114.3mm × 76.2mm × 1.6mm dimension)

●Recommended Operating Range (Ta=25°C)

Parameter	Symbol	Ratings		Unit
		Min.	Max.	
Input power supply voltage	V_{CC}	4.5	14.0	V
EN voltage	V_{EN}	0.0	14.0	V
Output voltage setting range	V_O	1.5	13.0	V
Output current	I_O	0.0	0.3	A

●Electrical Characteristics (Unless otherwise specified, Ta=25°C, EN=3V, V_{CC}=6V, R₁=43kΩ, R₂=8.2kΩ)

Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
Circuit current at shutdown mode	I_{SD}	-	0	5	μA	$V_{EN}=0V$, OFF mode
Bias current	I_{CC}	-	600	900	μA	
Line regulation	Reg.I	-1	-	1	%	$V_{CC}=(V_O+0.9V) \rightarrow 14.0V$
Load regulation	Reg I_O	-1.5	-	1.5	%	$I_O=0 \rightarrow 0.3A$
Minimum dropout voltage1	V_{CO1}	-	0.15	0.30	V	$V_{CC}=5V$, $I_O=100mA$
Minimum dropout voltage2	V_{CO2}	-	0.30	0.60	V	$V_{CC}=5V$, $I_O=200mA$
Minimum dropout voltage3	V_{CO3}	-	0.45	0.90	V	$V_{CC}=5V$, $I_O=300mA$
Output reference voltage(Variable type)	V_{FB}	0.792	0.800	0.808	V	$I_O=0A$
Output voltage(Fixed type)	V_O	$V_O \times 0.99$	V_O	$V_O \times 1.01$	V	$I_O=0A$
EN Low voltage	$V_{EN} (Low)$	0	-	0.8	V	
EN High voltage	$V_{EN} (High)$	2.4	-	14.0	V	
EN bias current	I_{EN}	1	3	9	μA	

●Typical Performance Curves

(Unless otherwise specified, Ta=25°C, EN=3V, VCC=6V, R1=43kΩ, R2=8.2kΩ)




Figure 3.
Transient Response
(0→0.3A)
 $C_o=1\mu F$




Figure 4.
Transient Response
(0.3→0A)
 $C_o=1\mu F$




Figure 5.
Input sequence 1
 $C_o=1\mu F$




Figure 6.
OFF sequence 1
 $C_o=1\mu F$




Figure 7.
Input sequence 2
 $C_o=1\mu F$




Figure 8.
OFF sequence 2
 $C_o=1\mu F$




Figure 9.
 T_a - V_O ($I_O=0mA$)




Figure 10.
 T_a - I_{cc}




Figure 11.
T_a-I_{SD}
(V_{EN}=0V)




Figure 12.
T_a-I_{EN}




Figure 13.
I_O-V_O




Figure 14.
V_{CC}-I_{SD}
(V_{EN}=0V)




Figure 15.
 $V_{CC}-V_O$ ($I_O=0\text{mA}$)




Figure 16.
TSD ($I_O=0\text{mA}$)




Figure 17.
OCP




Figure 18.
Minimum dropout Voltage1
($V_{CC}=5\text{V}$, $I_O=0.3\text{A}$)




Figure 19.
ESR-Io characteristics




Figure 20.
 I_o - I_{cc}




Figure 21.
PSRR ($I_o=0\text{mA}$)




Figure 22.
Minimum dropout Voltage 2
($V_{cc}=4.5\text{V}$, $T_a=25^\circ\text{C}$)




Figure 23.
Minimum dropout Voltage 3
($V_{CC}=6V$, $T_a=25^{\circ}C$)




Figure 24.
Minimum dropout Voltage 4
($V_{CC}=8V$, $T_a=25^{\circ}C$)




Figure 25.
Minimum dropout Voltage 5
($V_{CC}=10V$, $T_a=25^{\circ}C$)





Figure 26.
Minimum dropout Voltage 6
($V_{CC}=12V$, $T_a=25^{\circ}C$)

Power Dissipation

©HTSOP-J8




Measurement condition: mounted on a ROHM board,

Substrate size: 70mm × 70mm × 1.6mm
(Substrate with thermal via)

• Solder the thermal pad to Ground

- ① IC only
 $\theta_{j-a}=249.5^{\circ}\text{C/W}$
- ② 1-layer (copper foil are : 0mm × 0mm)
 $\theta_{j-a}=153.2^{\circ}\text{C/W}$
- ③ 2-layer (copper foil are : 15mm × 15mm)
 $\theta_{j-a}=113.6^{\circ}\text{C/W}$
- ④ 2-layer (copper foil are : 70mm × 70mm)
 $\theta_{j-a}=59.2^{\circ}\text{C/W}$
- ⑤ 4-layer (copper foil are : 70mm × 70mm)
 $\theta_{j-a}=33.3^{\circ}\text{C/W}$

©VSON008X2030



Measurement condition: mounted on a ROHM board,

Substrate size: 114.3mm × 76.2mm × 1.6 mm

• Solder the thermal pad to Ground

- ① IC only
 $\theta_{j-a}=480.8^{\circ}\text{C/W}$
- ② 1-layer (copper foil are : 0mm²)
 $\theta_{j-a}=223.2^{\circ}\text{C/W}$
- ③ 4-layer (2nd, 3rd layer copper foil are : 5655mm²,
4th layer copper foil are : thermal land)
 $\theta_{j-a}=73.5^{\circ}\text{C/W}$
- ④ 4-layer (2nd, 3rd, 4th layer copper foil are : 5655mm²)
 $\theta_{j-a}=69.4^{\circ}\text{C/W}$

Thermal design should ensure operation within the following conditions. Note that the temperatures listed are the allowed temperature limits and thermal design should allow sufficient margin beyond these limits.

1. Ambient temperature T_a can be not higher than 85°C.
2. Chip junction temperature (T_j) can be not higher than 150°C.

Chip junction temperature can be determined as follows:

Calculation based on ambient temperature (T_a)

$$T_j = T_a + \theta_{j-a} \times W$$

<Reference values>

θ_{j-a} : HTSOP-J8

- 153.2°C/W 1-layer substrate (copper foil density 0mm × 0mm)
- 113.6°C/W 2-layer substrate (copper foil density 15mm × 15mm)
- 59.2°C/W 2-layer substrate (copper foil density 70mm × 70mm)
- 33.3°C/W 4-layer substrate (copper foil density 70mm × 70mm)
- Substrate size: 70mm × 70mm × 1.6mm (Substrate with thermal via)

θ_{j-a} : VSON008X2030

- 223.2°C/W 1-layer substrate (copper foil density 0mm²)
- 73.5°C/W 4-layer substrate (2nd, 3rd layer copper foil density 5655mm², 4th layer copper foil : thermal land)
- 69.4°C/W 4-layer substrate (2nd, 3rd, 4th layer copper foil density 5655mm²)
- Substrate size: 114.3mm × 76.2mm × 1.6mm

Most of the heat loss that occurs in the BDxxGA3WEFJ / BDxxGA3WNUX series is generated from the output Pch FET. Power loss is determined by the voltage drop across $V_{CC}-V_O$ and the output current. Be sure to confirm the system's input and output voltages, as well as the output current conditions in relation to the power dissipation characteristics of the V_{CC} and V_O in the design. Bearing in mind that the power dissipation may vary substantially depending on the PCB employed, it is important to consider PCB size based on thermal design and power dissipation characteristics of the chip with the PCB.


$$\text{Power consumption [W]} = \{ \text{Input voltage (} V_{CC} \text{) - Output voltage (} V_O \text{)} \} \times I_O(\text{Ave})$$

Example: Where $V_{CC}=5.0\text{V}$, $V_O=3.3\text{V}$, $I_O(\text{Ave}) = 0.1\text{A}$,

$$\begin{aligned} \text{Power consumption [W]} &= \{ 5.0\text{V} - 3.3\text{V} \} \times 0.1\text{A} \\ &= 0.17\text{W} \end{aligned}$$

●Input and Output Capacitor


It is recommended that a capacitor (over 1 μ F) is placed near pins between the input pin and GND as well as the output pin and GND. A capacitor, between input pin and GND, is valid when the power supply impedance is high or trace is long. Also, as for the capacitor between the output pin and GND, the greater the capacitance, the more sustainable the line regulation will be and the capacitor will make improvements of characteristics depending on the load. However, please check the actual functionality of this part by mounting it on a board for the actual application. Ceramic capacitors usually have different, thermal and equivalent series resistance characteristics, and moreover capacitance decreases gradually in use. For additional details, please check with the manufacturer, and select the best ceramic capacitor for your application.



Ceramic capacitor capacity – DC bias characteristics
(Characteristics example)


●Equivalent Series Resistance ESR (Output Capacitor)

To prevent oscillations, please attach a capacitor between V_O and GND. Capacitors usually have ESR (Equivalent Series Resistance). Operation will be stable in the ESR- I_O range shown to the right. Ceramic, tantalum and electrolytic Capacitors have different ESR values, so please ensure that you are using a capacitor that operates in the stable operating region shown on the right. Finally, please evaluate in the actual application.



ESR – I_O characteristics


●Evaluation Board Circuit



●Evaluation Board Parts List

Designation	Value	Part No.	Company	Designation	Value	Part No.	Company
R1	43kΩ	MCR01PZPZF4302	ROHM	C4	-	-	-
R2	8.2kΩ	MCR01PZPZF8201	ROHM	C5	1μF	CM105B105K16A	KYOCERA
R3	-	-	-	C6	-	-	-
R4	-	-	-	C7	-	-	-
R5	-	-	-	C8	-	-	-
R6	-	-	-	C9	-	-	-
C1	1μF	CM105B105K16A	KYOCERA	C10	-	-	-
C2	-	-	-	U1	-	BDxxGA3WEFJ / BDxxGA3WNUX	ROHM
C3	-	-	-	U2	-	-	-

●Board Layout




PCB layout considerations:

- Input capacitor C_{IN} connected to V_{CC} (V_{IN}) should be placed as close to V_{CC} (V_{IN}) pin as possible. Output capacitor C_{OUT} also should be placed as close to IC pin as possible. In case the part is connected to inner layer GND plane, please use several through holes.
- FB pin has comparatively high impedance and can be affected by noise, so stray capacitance should be as small as possible. Please take care of this during layout.
- Please make GND pattern wide enough to handle thermal dissipation.
- For output voltage setting (BD00GA3WEFJ / BD00GA3WNUX)
Output voltage can be set by FB pin voltage (0.800V typ.) and external resistance R1, R2.


$$V_O = V_{FB} \times \frac{R1+R2}{R2}$$

(The use of resistors with $R1+R2=1k$ to $90k\Omega$ is recommended)

●I/O Equivalent Circuits (Variable type : BD00GA3WEFJ / BD00GA3WNUX)



●I/O Equivalent Circuits (Fixed type : BDxxGA3WEFJ /BDxxGA3WNUX)



●Operational Notes

- (1) Absolute maximum ratings
An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the device, thus making it impossible to identify the damage mode, such as a short circuit or an open circuit. If there is any possibility of exposure over the rated values, please consider adding circuit protection devices such as fuses.
- (2) Connecting the power supply connector backward
Connecting of the power supply in reverse polarity can damage the IC. Take precautions when connecting the power supply lines. An external direction diode can be added.
- (3) Power supply lines
Design the PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and GND terminal. When using electrolytic capacitors in a circuit, note that capacitance values are reduced at low temperatures and over time.
- (4) GND voltage
The potential of the GND pin must be minimum potential under all operating conditions.
- (5) Thermal design
Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.
- (6) Inter-pin shorts and mounting errors
Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.
- (7) Actions in strong electromagnetic field
Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.
- (8) ASO
When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.
- (9) Thermal shutdown circuit
The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent thermal runaway. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

	TSD ON Temperature[°C] (typ.)	Hysteresis Temperature [°C] (typ.)
BDxxGA3WEFJ / BDxxGA3WNUX	175	15

- (10) Testing on application boards
When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.

(11) Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated.


P-N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When $GND > Pin\ A$ and $GND > Pin\ B$, the P-N junction operates as a parasitic diode.

When $GND > Pin\ B$, the P-N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitable in the structure of the IC.

The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND(P substrate) voltage to an input pin, should not be used.



(12) Ground Wiring Pattern.

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The power supply and ground lines must be as short and thick as possible to reduce line impedance.

●Revision History

Date	Revision	Changes
20.July.2012	001	New Release
03.Dec.2012	002	Improvement English translation and added Package Lineup
17.Jan.2013	003	The description was modified.
17.May.2013	004	Added BDxxGA3WNUX series

Notice

Precaution on using ROHM Products

- Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASS III	CLASS III	CLASS II b	CLASS III
CLASS IV		CLASS III	

- ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - Installation of protection circuits or other protective devices to improve system safety
 - Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc. prior to use, must be necessary:
 - Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - Sealing or coating our Products with resin or other coating materials
 - Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - Use of the Products in places subject to dew condensation
- The Products are not subject to radiation-proof design.
- Please verify and confirm characteristics of the final or mounted products in using the Products.
- In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of ionizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ROHM Semiconductor:](#)

[BD00GA3WEFJ-E2](#) [BD90GA3WEFJ-E2](#) [BD25GA3WEFJ-E2](#) [BD18GA3WEFJ-E2](#) [BDJ0GA3WEFJ-E2](#)
[BD50GA3WEFJ-E2](#) [BD70GA3WEFJ-E2](#) [BD15GA3WEFJ-E2](#) [BD33GA3WEFJ-E2](#) [BDJ2GA3WEFJ-E2](#)
[BD60GA3WEFJ-E2](#) [BD80GA3WEFJ-E2](#) [BD30GA3WEFJ-E2](#) [BD00GA3WNUX-TR](#) [BD50GA3WNUX-TR](#)
[BDJ0GA3WNUX-TR](#) [BD25GA3WNUX-TR](#) [BD33GA3WNUX-TR](#) [BD18GA3WNUX-TR](#) [BD30GA3WNUX-TR](#)
[BD15GA3WNUX-TR](#) [BD60GA3WNUX-TR](#) [BDJ2GA3WNUX-TR](#) [BD70GA3WNUX-TR](#) [BD80GA3WNUX-TR](#)
[BD90GA3WNUX-TR](#)