Power integrations™

Title	<i>Reference Design Report for a 3-Phase Inverter Using BridgeSwitchTM BRD1265C and LinkSwitchTM-TN2 LNK3204D in FOC Operation</i>				
Specification	340 VDC Input, 300 W Continuous Three Phase Inverter Output Power, 1 $A_{\rm RMS}$ Continuous Motor Phase Current				
Application	High-Voltage Brushless DC (BLDC) Motor Drive				
Author	Applications Engineering Department				
Document No. RDR-853					
Date	July 8, 2020				
Revision	1.1				

Summary and Features

- BridgeSwitch high-voltage half-bridge motor driver
- Integrated 600 V FREDFETs with ultra-soft, fast recovery diodes
- No heat sink
- Fully self-biased operation simplifies auxiliary power supply but can also support external bias operation as needed
- High-side and low-side cycle-by-cycle current limit
- Two level device over-temperature protection
- High-voltage bus monitor with four undervoltage threshold and one overvoltage threshold
- System level temperature monitor
- Single wire status update communication bus
- Supports any microcontroller (MCU) for sensorless field oriented control (FOC) through the signal interface
- Instantaneous phase current output signal for each BridgeSwitch
- Fault reporting for each device through the FAULT BUS pin on the interface.
- +5 V supply ready through the interface

PATENT INFORMATION The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at <u>https://www.power.com/company/intellectual-property-licensing/</u>.



Table of Contents

1	Intro	oduction	
	1.1	Inverter Specification	
2		ematic	
3		uit Description	
	3.1	Three-Phase BridgeSwitch Inverter	
	3.2	BridgeSwitch Bias Supply	12
	3.3	PWM Input	
	3.4	Cycle-by-Cycle Current Limit	
	3.5	System Underoltage (UV) and Overvoltage (OV) Protection	13
	3.6	System Level Temperature and Monitoring	13
	3.7	Fault Bus	13
	3.8	Device ID	
	3.9	Microcontroller (MCU) Interface	13
	3.10	External Supply	14
	3.11	Three-Phase Motor Interface	14
	3.12	Auxiliary Power Supply Circuit	14
	3.13	+5 V Linear Regulator	
	3.14	Current Sense Amplifier	14
4		ted Circuit Board Layout	
5		of Materials	
6	Perf	ormance Data	
	6.1	Start-Up Operation	
	6.1.		
	6.1.2		
	6.2	Steady-State Operation	
	6.2.		
	6.2.2	J	
	6.2.3	······································	
	6.2.4		
	6.2.	5 BPL and BPH during Steady-State	
	6.3 6.3.1		
	6.3.		
	6.3.		
	6.3.4		
		3.4.1 Self Supply Mode	
		3.4.2 External Supply Mode	.27
	6.4	No-Load Input Power Consumption	
	6.5	Efficiency	
	6.5.		.30
	6.5.2		
	6.6	Device and System Level Protection / Monitoring	
	6.6.		
	6.6.2		



	6.6.3	3 Thermal Shutdown	33
	6.6.4	4 Undervoltage (UV)	34
	6.6.		
	6.6.6		
	6.7	Abnormal Motor Operation Test	37
	6.7.	1 Operation Under Stalled (Motor) Conditions	37
	6.7.2	2 Operation with One Motor Phase / Winding Disconnected	38
	6.7.3	3 Running Overload Test	40
7	Арр	endix	
	7.1	Board Quick Reference	41
	7.1.	1 The Microcontroller (MCU) Interface Contains the Following Pins / Signals	S
			41
	7.1.2	2 J4 Connector Pin Designation	42
	7.1.3	3 J5 Connector Pin Designation	42
	7.2	Recommended Start-up Sequence	43
	7.3	Status Word Encoding	44
	7.4	Suggested Microcontroller Action / Decision To BridgeSwitch Fault Conditions	45
	7.5	Inverter Output Power Measurement	46
	7.6	Current Capability vs. Ambient Temperature	
	7.7	Efficiency Curve at Different Switching Frequency	
	7.8	Test Bench Set-up	
	7.8.		
8	Rev	ision History	50
		-	

Important Note:

During operation, the reference design board is subject to hazards including high voltages, rotating parts, bare wires, and hot surfaces. Energized DC bus capacitors require time to discharge after DC input disconnection.

All testing should use an isolation transformer to provide the DC input to the board.



1 Introduction

This document describes a 300 W, 97% efficient, 3-phase inverter for high-voltage brushless DC (BLDC) motor application using three BridgeSwitch BRD1265C devices. The design shows the device performance, internal level monitoring, system level monitoring, and fault protection facilitated by the high level of integration of the BridgeSwitch half-bridge motor driver IC. A high-voltage, low component count buck converter employing a LinkSwitch-TN2 LNK3204D device supplies the current sense amplifier and optionally provides external bias for BridgeSwitch.

In addition, this document also contains the inverter specification, schematic, bill of materials, printed circuit board (PCB) layout, performance data, and test setup. The provided waveforms along with the design performance are based on a sensorless field oriented control (FOC) method.




Figure 1 – Populated Circuit Board Top View.






Figure 2 – Populated Circuit Board Bottom View.



1.1 Inverter Specification


The table below provides the electrical specification of the 3-phase inverter design. The result section provides actual performance data.

Description	Symbol	Min	Тур	Max	Unit	Comment		
Input								
Voltage	V _{IN}	270	340	365	V	2-Wire DC Input.		
Current	I _{IN}		1		A _{RMS}	RMS		
Power	P _{IN}		309		W	At Efficiency = 98%.		
Output								
Power	P _{OUT}		300		W	Inverter Output Power		
Motor Phase Current	$I_{\text{MOT}(\text{RMS})}$		1		A _{RMS}	Continuous RMS per Phase.		
Inverter Peak Output Current	$I_{INT(PK)}$		3		А	Inverter Peak Current.		
PWM Carrier Frequency ¹	f _{PWM}		12	16	kHz	3-Phase FOC Modulation.		
Efficiency	η		97		%	Self-Supplied Operation.		
Output Speed	ω		5000		RPM	Motor Speed at 300 W Inverter Output.		
Environmental								
Ambient Temperature	T _{AMB}	-20	27	65	°C	Free Convection.		
Device Case Temperature	TPACKAGE		85	123	°C	1 A _{RMS} Phase Current in Self- Supplied Operation.		
System Level Monitoring								
DC Bus Sensing								
OV Threshold	V _{OV}		422		V	Reported through		
1 st UV Threshold	V _{UV100}		247		V	Status Communication Bus		
2 nd UV Threshold	V_{UV85}		212		V	(FAULT Pin).		
3 rd UV Threshold	V _{UV60}		177		V			
4 th UV Threshold	V_{UV55}		142		V			
Over Current Protection ²	I _{OCP}		3		A _{PK}	At XL/XH = 44.2 kΩ		
System Warning Temperature ³	T _{SYS}		90		°C			
 Notes: 1. 20 kHz is the maximum recommended PWM frequency with self-supply or with external supply. 2. Can be manually configured depending on the value of XL/XH. For BRD1265C the maximum current protection level is 1A at XL/XH=44.2 kΩ. 3. Sensed through an external thermistor, temperature threshold depends on chosen NTC and its location, requires verification in final application. 								
Table 1 – Inverter Specification.								





2 Schematic

DC_BUS















Figure 5 – External Supply Schematic.















Figure 8 – 5 V Linear Regulator Schematic.









3 Circuit Description

The overall schematic shows a 3-phase inverter utilizing three BridgeSwitch BRD1265C devices. The circuit design drives a high-voltage, 3-phase, brushless DC (BLDC) motor utilizing field oriented control (FOC) for controlling the motor. The BridgeSwitch IC combines two 600 V, N-channel power FREDFETs with its corresponding gate drivers into a low profile surface mount package. The BridgeSwitch power FREDFET features ultrasoft, fast recovery diode ideally suited for inverter drives. Both drivers are fully self-supplied eliminating the need for the system power supply to provide gate drive power.

A LinkSwitch-TN2 LNK3204D device in a high-voltage buck converter provides an optional +17 V supply for the BridgeSwitch IC (external bias) and input DC voltage for the +5 V linear regulator that supplies the current sense amplifier circuit.

In addition, the BridgeSwitch IC incorporates internal fault protection and system level monitoring. Internal fault protection includes cycle-by-cycle current limit for both FREDFETs and a two level thermal overload protection. On the other hand, system level monitoring includes high-voltage DC bus sensing with multi-level undervoltage thresholds and one overvoltage threshold. The BridgeSwitch IC can also be configured using external sensors such as a thermistor for system temperature monitoring. A single wire open drain bus communicates all detected fault or change of status to the system micro-controller.

3.1 Three-Phase BridgeSwitch Inverter

The three BridgeSwitch devices U1, U2, and U3 form the 3-phase inverter. The output of the inverter connects to the 3-phase BLDC motor through connectors J1, J2, and J3.

3.2 BridgeSwitch Bias Supply

Capacitors C19, C21, and C23 provide self-supply decoupling for the integrated low-side controller and gate driver. Internal high-voltage current source recharges such capacitors as soon as the voltage level starts to dip. On the other hand, capacitors C18, C20, and C12 provide self-supply decoupling for the integrated high-side controller and gate driver. Internal high-voltage current sources recharge these capacitors whenever the half-bridge point of the respective device drops to the low-side source voltage level (i.e. the low-side FREDFET turns on).

3.3 **PWM Input**

Input PWM signals PWML_U, PWMH_U, PWML_V, PWMH_V, PWML_W, PWMH_W, control the switching state of the integrated high-side and low-side power FREDFETs. The system microcontroller provides the required PWM signal and desired switching frequency.



3.4 Cycle-by-Cycle Current Limit

Resistors R28, R34, R41, R27, R33, and R40 set the cycle-by-cycle current limit level for the integrated low-side and high-side power FREDFETs. A selected value of 44.2 k Ω set the current limit to 100% of the default level or 3 A_{PK}.

3.5 System Underoltage (UV) and Overvoltage (OV) Protection

BridgeSwitch U1 monitors the DC bus voltage through resistors R21 (3 M Ω), R22 (2 M Ω), and R23 (2 M Ω). The combined resistance of 7 M Ω sets the undervoltage thresholds to 247 V, 212 V, 177 V, and 142 V. The bus overvoltage threshold is at 422 V. The FAULT pin reports any detected bus voltage fault condition.

3.6 System Level Temperature and Monitoring

The BridgeSwitch IC (U3) monitors the system temperature through thermistor RT1 connected to the SM pin. Resistor R36 tunes the threshold for a system level fault of 90 °C. The device reports a detected status change of the externally set system level temperature through the FAULT pin.

3.7 Fault Bus

The BridgeSwitch devices (U1, U2, and U3) reports any detected internal and system status change through pin 8 of connector J4. The system microcontroller can take action in accordance to the status update reported by the device. Such action could be for instance inverter shutdown, latch, restart, warning, etc.

3.8 Device ID

Each BRD1265C assigns itself a unique device ID through the connection of pin 11 (ID pin). The pin connection can either be floating, connected to the SG pin or BPL pin. Device ID enables communicating the actual device flagging a fault to the system microcontroller.

3.9 Microcontroller (MCU) Interface

Connectors J4 and J5 serves as an interface between the system microcontroller and the BridgeSwitch three phase inverter which contains the following signal:

- **FAULT_BUS** Pin dedicated for fault reporting for each BridgeSwitch device.
- GND Common ground interface between the microcontroller and the inverter board.
- PWMH_U, PWML_U, PWMH_V, PWML_V, PWMH_W, and PWML_W PWM input signal interface from the system microcontroller to the BridgeSwitch device.
- ➤ +5 V Voltage supply pin for microcontroller as needed.
- **SM** Configurable system monitoring pin for the BridgeSwitch IC (U2).
- Curr_fdbkU, Curr_fdbkV, Curr_fdbkW Current feedback information needed by the microcontroller (MCU). This signal directly comes from the inverter current sense resistor passing through the current sense amplifier circuit.



IPH_U, IPH_V, IPH_W – Instantaneous phase current information of the lowside power FREDFET Drain to Source current of each BridgeSwitch device coming from the IPH pin.

3.10 External Supply

Components R43, R44, R45, R46, R47, R48 and diodes D3, D4, and D5 are responsible for providing external supply to the BridgeSwitch BPL/BPH pin through device U4. External supply operation is optional for applications that require lower inverter no-load input power or operate at elevated ambient temperatures. Otherwise these resistor and diode components can be depopulated. If depopulated, BPL/BPH supply will be drawn internally through the BrSw device (self supply).

3.11 **Three-Phase Motor Interface**

Connectors J1, J2, and J3 are mechanical connectors that directly connect the BridgeSwitch 3-phase inverter to the BLDC motor.

3.12 Auxiliary Power Supply Circuit

Device U4 (LNK3204D) is a high-side buck switcher IC responsible for providing optional +17 V supply for BPL/BPH (external bias) and +5 V linear regulator. It directly steps down the high input DC voltage to the desired low output voltage. For more information about LNK3204D, please refer to the datasheet through the following link:

https://ac-dc.power.com/design-support/product-documents/data-sheets/linkswitch-tn2data-sheet/

3.13 +5 V Linear Regulator

Device U5 is +5 V linear regulator that provides DC supply to the current sense amplifier circuit. It can also be used to supply an external microcontroller through pin 8 of connector J5.


3.14 Current Sense Amplifier

Components U6B, U6C, and U6D are current sense amplifiers, which gathers data from sense resistors R29, R34, and R42. The current information from these sense resistors are being offset to 2.5 VDC level in the current sense op-amp output pins. U6A circuit provides the 2.5 VDC offset reference voltage. The current information from the output of U6B, U6C, and U6D passes to the microcontroller (MCU) that modulates the PWM input to the BridgeSwitch inverter maintaining desired power and RPM.

Note: U6A, U6B, U6C, and U6D are op-amps in one IC package (Quad op-amp, U6)



4 Printed Circuit Board Layout




Note:

- 1. Overall PCB size dimension is 125mm X 85mm (L X H).
- 2. Inverter PCB area/dimension is 90mm x 60mm (L X H) in black rectangle.

Figure 10 – Printed Circuit Board Layout Top View.





Note:

- 1. Overall PCB size dimension is 125mm X 85mm (L X H).
- 2. Inverter PCB area/dimension is 90mm x 60mm (L X H).

Figure 11 – Printed Circuit Board Layout Bottom View.



5 Bill of Materials

Item	n Qty Ref Des Descri		Description	Mfg Part Number	Mfg
1	1	C1	100 nF , ±10%, 50 V, Ceramic, X7R, 0603	GCM188R71H104KA57J	Murata
2	2	C2,C8	10 μ F, ±10%, 16 V, X7R, Ceramic, SMT, MLCC 0805	CL21B106KOQNNNE	Samsung
3	1	C3	22 μF, 50 V, Electrolytic, (5 x 11)	UPW1H220MDD	Nichicon
4	3	C4,C10,C15	100 pF, 100 V, Ceramic, COG, 0805	C0805C101J1GACTU	Kemet
5	3	C5,C11,C16	470 pF 50 V, Ceramic, C0G/NP0, 0603	VJ0603A471JXAAC	Vishay
6	3	C6,C12,C17	1000 pF, 100 V, Ceramic, NP0, 0603	C1608C0G2A102J	TDK
7	2	C7,C9	1 μF, 50 V, Ceramic, X5R, 0805	08055D105KAT2A	AVX
8	1	C13	1 μF 16 V, Ceramic, X7R,0603	CL10B105KO8VPNC	Samsung
9	1	C14	100 nF, 25 V, Ceramic, X7R, Epoxy Mountable, Non-Magnetic, 0603	VJ0603Y104KNXAO	Vishay
10	3	C18,C20,C22	4.7 μF, ±10%, 25 V, Ceramic, X7R, 1206	GCM31CR71E475KA55L	Murata
11	3	C19,C21,C23	1 μF, ±10%, 25 V, Ceramic, X7R, 0603	CGA3E1X7R1E105K080AE	TDK
12	3	C24,C25,C26	220 nF, 500 V, Ceramic, X7R, 1812	C1812C224KCRACTU	Kemet
13	1	C27	100 uF, 400 V, Electrolytic, Low ESR, (16 x 30)	EPAG401ELL101ML30S	Nippon Chemi-Con
14	1	D1	600 V, 1 A, Rectifier, Glass Passivated, POWERDI123	DFLR1600-7	Diodes, Inc.
15	1	D2	600 V, 1 A, Ultrafast Recovery, 75 ns, SOD-123	UFM15PL-TP	Micro Commercial
16	3	D3,D4,D5	600 V, 1 A, Fast Recovery, 250 ns, SMA	RS1J-13-F	Diodes, Inc.
17	1	D6	600 V, 2 A, Super Fast, 35 ns, DO-214AC, SMA	ES2J-LTP	Micro Commercial
18	3	J1,J2,J3	CONN QC TAB 0.250 SOLDER	1287-ST	KeyStone
19	2	J4,J5	8 Pos (1 x 8) header, 0.1 pitch, Vertical, Au	P9101-08-D32-1	Protectron
20	1	L1	680 μH, 0.36 A	SBC3-681-361	SUNX
21	1	R1	RES, 43 kΩ, 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ433V	Panasonic
22	1	R2	RES, 2.49 kΩ, 1%, 1/10 W, Thick Film, 0402	ERJ-2RKF2491X	Panasonic
23	1	R3	RES, 18.2 kΩ, 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF1822V	Panasonic
24	3	R4,R9,R16	RES, 100 Ω, 1%, 1/16 W, Thick Film, 0603	ERJ-3EKF1000V	Panasonic
25	14	R5,R6,R7,R8, R10,R11,R12, R13,R14,R15, R17,R18,R19, R20	RES, 1 kΩ, 1%, 1/16 W, Thick Film, 0603	ERJ-3EKF1001V	Panasonic
26	1	R21	RES, 3 MΩ, 1%, 1/4 W, Thick Film, 1206	KTR18EZPF3004	Rohm Semi
27	2	R22,R23	RES, 2.00 MΩ, 1%, 1/4 W, Thick Film, 1206	ERJ-8ENF2004V	Panasonic
28	6	R24,R25,R30, R31,R37,R38	RES, 10 $\Omega,$ 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ100V	Panasonic
29	4	R26,R32,R39, R49	RES, 10 k Ω , 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ103V	Panasonic
30	3	R27,R33,R40	RES, 44.2 kΩ, 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF4422V	Panasonic
31	3	R28,R34,R41	RES, 44.2 kΩ, 1%, 1/16 W, Thick Film, 0603	ERJ-3EKF4422V	Panasonic
32	3	R29,R35,R42	RES, 0.22 R, 5%, 1/4 W, Thick Film, 1206	ERJ8RQJR22U	Panasonic
33	1	R36	RES, 4.75 k, 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF4751V	Panasonic
34	3	R43,R45,R47	RES, 150 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ151V	Panasonic
35	3	R44,R46,R48	RES, 560 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEYJ561V	Panasonic
36	1	R50	RES, 0 Ω, 5%, 1/10 W, Thick Film, 0603	ERJ-3GEY0R00V	Panasonic
37	1	RT1	NTC Thermistor, 100 kΩ, 3%, 0603	NCP18WF104E03RB	Murata
38	3	U1,U2,U3	BridgeSwitch, BLDC Motor Current 5.5 A (DC)	BRD1265C	Power Integrations
39	1	U4	LinkSwitch-TN2, SO-8C	LNK3204D	Power Integrations
40	1	U5	IC, REG, LDO, 5.0 V, 0.15 A, 28 Vin max, SOT23-5, SC-74A, SOT-753	MCP1804T-5002I/OT	MicroChip
41	1	U6	IC, GP OPAmp, Quad, R2R, 14-TSSOP	AD8648ARUZ-REEL	Analog Devices





6 **Performance Data**

This section presents waveform plots and performance data of the BridgeSwitch inverter. The high voltage (VBUS) level is 340 VDC unless stated otherwise. Light load measurements describe the inverter operating with no mechanical brake load applied to the motor. Full load operation describes the inverter operating 300 W output power (refer to Appendix for the details on the method applied to measure output power in a 3-phase inverter). All measurements were performed at 12 kHz PWM frequency, room ambient temperature, and three-phase field oriented control (3-phase FOC) type of modulation.

6.1 Start-Up Operation

6.1.1 **BPL and BPH Start-Up Waveforms**

The waveforms below show the low-side and high-side BYPASS pin voltages of device U3 (Phase W) after VBUS = 340 VDC bus turns on. The start-up power up sequence follows the recommended start-up sequence described in section 8.1. The VBUS turn-on slew rate is set at 5 V / ms.






Figure 12 – BPL/BPH Start-up at Light Load, INL = 0 V. Figure 13 – BPL/BPH Start-up at Light Load, INL = 5 V. CH2: V_{BUS}, 100 V / div. CH4: V_{INL}, 5 V / div. CH1: V_{BPH}, 10 V / div. CH3: V_{BPL}, 10 V / div. Time Scale: 20 ms / div. BPL Rise Time = 8.6 ms.








6.1.2 *Motor Start-Up Waveforms*

The waveforms below demonstrate the motor start-up of the BridgeSwitch FOC inverter at light load up to 100 W loading condition. VBUS is set at 340 VDC and motor maximum speed is set at 5000 RPM.






Figure 14 – Motor Start-up at Light Load. CH2: V_{HB} , 100 V / div. CH4: V_{INL} , 5 V / div. CH1: $I_{PHASE_CURRENT}$, 1 A / div. Time Scale: 2 s / div. Maximum Phase Peak Current = 1.44 A_{PK}. Maximum VHB Peak Voltage = 342.67 V_{PK}. Figure 15 – Motor Start-up at 100 W Load.

CH2: V_{HB} , 100 V / div. CH4: V_{INL} , 5 V / div. CH1: $I_{PHASE_CURRENT}$, 1 A / div. Time Scale: 2 s / div. Maximum Phase Peak Current = 1.64 A_{PK}. Maximum VHB Peak Voltage = 342.67 V_{PK}.





6.2 Steady-State Operation

6.2.1 *Phase Voltages (Drain to Source) During Steady-State*

The waveforms below show the phase voltages of the BridgeSwitch (low-side drain to source voltage) 3-phase inverter using field oriented control. Maximum peak voltage was measured from light to full load (inverter load) during steady state operation. VBUS = 340 VDC and the motor speed is 5000 RPM.




Figure 16 – Drain to Source Voltage at Light Load. CH2: V_{HB_PHASEU} , 200 V / div. CH4: V_{HB_PHASEV} , 200 V / div. CH1: V_{HB_PHASEW} , 200 V / div. Time Scale: 4 ms / div. Maximum Peak Voltage (U) = 358.87 V_{PK}. Maximum Peak Voltage (V) = 358.10 V_{PK}. Maximum Peak Voltage (W) = 358.79 V_{PK}.




Figure 18 – Drain to Source Voltage at 200 W Load. CH2: V_{HB_PHASEU}, 200 V / div. CH4: V_{HB_PHASEV}, 200 V / div. CH1: V_{HB_PHASEW}, 200 V / div. Time Scale: 4 ms / div.

Maximum Peak Voltage (U) = 358.87 V_{PK}. Maximum Peak Voltage (V) = 366.01 V_{PK}. Maximum Peak Voltage (W) = 366.70 V_{PK}.






Figure 17 – Drain to Source Voltage at 100 W Load.

CH2: V_{HB_PHASEU} , 200 V / div. CH4: V_{HB_PHASEV} , 200 V / div. CH1: V_{HB_PHASEV} , 200 V / div. Time Scale: 4 ms / div. Maximum Peak Voltage (U) = 358.87 V_{PK}. Maximum Peak Voltage (V) = 366.01 V_{PK}. Maximum Peak Voltage (W) = 358.79 V_{PK}.







CH2: V_{HB_PHASEU} , 200 V / div. CH4: V_{HB_PHASEV} , 200 V / div. CH1: V_{HB_PHASEW} , 200 V / div. Time Scale: 4 ms / div. Maximum Peak Voltage (U) = 366.78 V_{PK}. Maximum Peak Voltage (V) = 373.91 V_{PK}. Maximum Peak Voltage (W) = 366.70 V_{PK}.



6.2.2 High Side Drain to Source Voltage Slew Rate

The waveforms below show the voltage slew rate at TURN ON and TURN OFF transitions of the high side BridgeSwitch FREDFET. Measurement was taken at 340 VDC, 5000 RPM, 200 W and 300 W loading condition.








Figure 22 –TURN ON Slew Rate, 300 W Load. CH1: $V_{DS_HIGHSIDE}$, 50 V / div. Time Scale: 5 ms / div. Time Scale (Zoomed Area): 50 ns / div. Measured Slew Rate = 2.55 V / ns.




Figure 21 – TURN OFF Slew Rate, 200 W Load. CH1: V_{DS_HIGHSIDE}, 50 V / div. Time Scale: 5 ms / div.

Time Scale (Zoomed Area): 50 ns / div. Measured Slew Rate = 2.14 V / ns.





Figure 23 – TURN OFF Slew Rate, 300 W Load. CH1: $V_{DS_HIGHSIDE}$, 50 V / div. Time Scale: 5 ms / div. Time Scale (Zoomed Area): 50 ns / div. Measured Slew Rate = 2.10 V / ns.



2020-06-09

6.2.3 *Phase Currents During Steady-State*

The waveforms below show the phase currents of the BridgeSwitch 3-phase inverter using field oriented method of control (FOC). Maximum peak current was measured from light load to 300 W loading condition during steady-state operation.







Figure 25 – Phase Current at 100 W Load.

CH1: I_{PHASEU}, 2 A / div.

CH2: I_{PHASEV}, 2 A / div.






Figure 26 – Phase Current at 200 W Load. CH1: I_{PHASEU} , 2 A / div. CH2: I_{PHASEV} , 2 A / div. CH3: I_{PHASEW} , 2 A / div. Time Scale: 10 ms / div. RMS Current (U) = 665 mA_{RMS}. RMS Current (V) = 675 mA_{RMS}. RMS Current (W) = 655 mA_{RMS}.

Figure 27 – Phase Current at 300 W Load.

CH1: I_{PHASEU} , 2 A / div. CH2: I_{PHASEV} , 2 A / div. CH3: I_{PHASEW} , 2 A / div. Time Scale: 10 ms / div. RMS Current (U) = 998 mA_{RMS}. RMS Current (V) = 1006 mA_{RMS}. RMS Current (W) = 983 mA_{RMS}.

P

6.2.4 INL and /INH Signals

The waveforms below show the low-side (INL) and high-side (/INH) input PWM signals during light load and full load condition at steady-state operation. PWM frequency is set at 12 kHz with a constant motor speed of 5000 RPM.




Figure 28 – INL and /INH Signal at Light Load. CH2: V_{HB_PHASEW} , 100 V / div. CH4: V_{INL} , 5 V / div. CH1: V_{INH} , 5 V / div. Time Scale: 2 ms / div. Time Scale (Zoomed Area): 50 µs / div.





Figure 29 – INL and /INH Signal at 100 W Load. CH2: V_{HB_PHASEW} , 100 V / div. CH4: V_{INL} , 5 V / div. CH1: V_{INH} , 5 V / div. Time Scale: 2 ms / div. Time Scale (Zoomed Area): 50 µs / div.



 $\label{eq:Figure 30-INL and /INH Signal at 200 W Load.} \\ CH2: V_{HB_PHASEW}, 100 V / div. \\ CH4: V_{INL}, 5 V / div. \\ CH1: V_{INH}, 5 V / div. \\ Time Scale: 2 ms / div. \\ Time Scale (Zoomed Area): 50 \ \mu s / div. \\ \end{array}$



Figure 31 – INL and /INH Signal at 300 W Load.


 $\begin{array}{l} \mbox{CH2: V_{HB_PHASEW}, $100 V / div.$}\\ \mbox{CH4: V_{INL}, $5 V / div.$}\\ \mbox{CH1: V_{INH}, $5 V / div.$}\\ \mbox{Time Scale: $2 ms / div.$}\\ \mbox{Time Scale (Zoomed Area): $50 $\mu s / div.$}\\ \end{array}$



6.2.5 BPL and BPH during Steady-State

The waveforms below show the BPL and BPH (low-side and high-side self-supply bias level respectively) from light load to full load condition during steady-state operation.

2020-06-09









Figure 33 – BPL and BPH Signal at 100 W Load. CH2: V_{HB_PHASEW} , 100 V / div. CH4: V_{BPL} , 10 V / div. CH1: V_{BPH} , 10 V / div. Time Scale: 4 ms / div. BPL Average Voltage = 14.48 V. BPH Average Voltage = 14.67 V.








Figure 35 – BPL and BPH Signal at 300 W Load. CH2: V_{HB_PHASEW} , 100 V / div. CH4: V_{BPL} , 10 V / div. CH1: V_{BPH} , 10 V / div. Time Scale: 4 ms / div. BPL Average Voltage = 14.45 V. BPH Average Voltage = 14.66 V.



6.3 **Thermal Performance**

The thermal scans below depict on-board device thermal performance after 20 minutes each for 100 W, 200 W, and 300 W inverter output power running at a constant speed of 5000 RPM, 12 kHz PWM switching frequency, 3 phase FOC modulation, BridgeSwitch device at self and external supply mode, with an ambient temperature of 27 °C. The aux circuit, 5 V linear regulator, and D6 were disabled to reflect only the inverter temperature by depopulating components U4, U5, and D6. External 5 VDC supply was provided between pins +5 V and GND for microcontroller and current sense amplifier. An external +17 VDC supply in addition to the + 5 V supply was also used during external supply mode.




Figure 36 – Thermal Performance at Self and External Supply Mode.



6.3.1 **100 W Loading Condition (345 mA Average Motor Phase Current)**




Figure 37 – Self Supply Mode




Figure 38 – External Supply Mode

6.3.2 200 W Loading Condition (660 mA Average Motor Phase Current)




Figure 39 – Self Supply Mode




Figure 40 – External Supply Mode

6.3.3 300 W Loading Condition (1000 mA Average Motor Phase Current)




Figure 41 – Self Supply Mode




Figure 42 – External Supply Mode



6.3.4 *Thermal Scan Summary Table*

6.3.4.1 Self Supply Mode

Dhace	Davisa	Inverter Output Power			
Phase	Device	100 W	200 W	300 W	
U	U U1		62.5	82.6	
V	U2	52.7	64.5	86.2	
W	U3	51.7	63.8	84.6	
	Ave. Case Temp	51.6	63.6	84.5	

6.3.4.2 External Supply Mode

Dhace	Dovice	Inverter Output Power			
Phase	Device	100 W	200 W	300 W	
U	U1	42.8	55.6	75.4	
V	V U2		57.1	78.7	
W U3		43.0	56.1	77.3	
	Ave. Case Temp	43.1	56.3	77.1	



6.4 No-Load Input Power Consumption

The graph below shows the BridgeSwitch 3-phase inverter no-load input power taken at different input voltage. Voltage was measured directly at the positive input DC BUS of the inverter. The aux circuit, 5 V linear regulator, and current sense amplifier at no-load input power are not included. This can be achieved by deactivating the aux circuit for accurate measurement of the BridgeSwitch at no-load input power measurement. In order to deactivate the aux circuit, 5 V linear regulator, and current sense amplifier, components U4, U5, and U6 are depopulated.




Figure 43 – No-Load Input Power.



6.5 Efficiency

The graph and table below shows the BridgeSwitch inverter efficiency at 340 VDC input, 12 kHz PWM switching frequency, and a constant motor speed of 5000 RPM, 3 phase FOC modulation, BridgeSwitch devices at self and external supply mode, and at room ambient temperature. The aux circuit, 5 V linear regulator, and current sense amplifier are not included for efficiency data accuracy. This is accomplished by measuring the input voltage directly at the positive input DC BUS of the inverter. Aux circuit and 5 V linear regulator were bypassed by depopulating component U4 and U5. External 5 VDC supply was provided between pins +5 V and GND for microcontroller and current sense amplifier. An external +17 VDC supply in addition to the +5 V supply was also used during external supply mode.




Figure 44 – Inverter Efficiency Graph.





DC Input Voltage (V _{IN})	Input DC Current (mA)	Input Power (W)	I _{RMS} U (mA)	I _{RMS} V (mA)	I _{RMS} W (mA)	Inverter Output Power (W)	Inverter Efficiency (%)
340	94	31.80	113	112	114	29.68	93.34
340	196	66.71	225	217	218	64.14	96.14
340	273	92.94	313	312	310	89.98	96.82
340	379	128.70	423	428	423	125.07	97.18
340	464	157.80	518	525	521	153.78	97.45
340	556	189.10	615	624	614	184.41	97.52
340	658	223.68	722	729	717	218.18	97.54
340	735	249.90	807	813	800	243.55	97.46
340	830	282.17	905	907	896	274.70	97.35
340	929	315.88	1017	1020	1000	307.13	97.23

6.5.1 *Efficiency Table at Self Supply Mode*

Table 2 – Efficiency Table with BridgeSwitch at Self Supply Mode.

6.5.2 *Efficiency Table at External Supply Mode*

DC Input Voltage (V _{IN})	Input DC Current (mA)	Input Power (W)	I _{RMS} U (mA)	I _{RMS} V (mA)	I _{RMS} W (mA)	Inverter Output Power (W)	Inverter Efficiency (%)
340	93	31.74	117	112	113	30.37	95.69
340	196	66.51	229	221	222	64.71	97.31
340	271	92.13	314	311	312	90.03	97.72
340	374	127.03	423	427	422	124.30	97.85
340	458	155.80	514	521	512	152.56	97.92
340	570	193.93	630	636	631	189.94	97.94
340	620	210.67	683	690	685	206.37	97.96
340	732	248.92	798	806	800	243.54	97.84
340	825	280.65	899	908	900	274.27	97.73
340	921	313.23	994	1008	993	305.83	97.64


Table 3 – Efficiency Table with BridgeSwitch at External Supply Mode.




6.6 **Device and System Level Protection / Monitoring**

6.6.1 *Overcurrent Protection (OCP)*

The waveforms below show the current limit triggering of the BridgeSwitch device. For this test current set resistors R_{XL} and R_{XH} value are 44.2 k Ω resulting to a current limit of approximately 3 A.




 $\label{eq:Figure 45-OCP at R_{XL}/R_{XH} = 44.2 \ k\Omega, \ I_{LIM} = 3 \ A. \\ CH4: \ I_{PHASEr} \ 2 \ A \ / \ div. \\ CH1: \ V_{FAULT}, \ 2 \ V \ / \ div. \\ Time \ Scale: \ 500 \ ms \ / \ div. \\ Time \ Scale: \ 500 \ ms \ / \ div. \\ FAULT \ Flag \ Reading \ = \ 0000010. \\ \end{array}$







6.6.2 *Thermal Warning*

The waveforms below depict the low-side FREDFET over-temperature warning. A localized external heat source was applied to the device to force temperature rise.





Time Scale (Zoomed Area): $100 \ \mu s / div$. FAULT Flag/Reading = 0000100.



 $\label{eq:Figure 49} \begin{array}{l} \mbox{--} Thermal Warning at 200 W. \\ CH3: I_{PHASEr} \ 1 \ A \ / \ div. \\ CH1: V_{FAULT}, \ 2 \ V \ / \ div. \\ Time \ Scale: 20 \ ms \ / \ div. \\ Time \ Scale \ (Zoomed \ Area): \ 100 \ \mu s \ / \ div. \\ FAULT \ Flag/Reading \ = \ 0000100. \end{array}$




Figure 48 – Thermal Warning at 100 W. CH3: I_{PHASE} , 1 A / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 µs / div. FAULT Flag/Reading = 0000100.




Figure 50 – Thermal Warning at 300 W. CH3: I_{PHASE}, 1 A / div.

CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 μ s / div. FAULT Flag/Reading = 0000100.



6.6.3 *Thermal Shutdown*

The waveform below depict the low-side FREDFET over-temperature shutdown. A localized external heat source was applied to a single BridgeSwitch device (U2) to force temperature rise while the inverter is running at 100W loading condition.




Figure 51 – Thermal Shutdown CH1: I_{PHASEU}, 2 A / div. CH2: I_{PHASEV}, 2 A / div. CH3: I_{PHASEV}, 2 A / div. CH4: V_{FAULT}, 1 V / div. Time Scale: 100 ms / div. Time Scale (Zoomed FAULT): 100 μ s / div. FAULT Flag/Reading = 0001000.



6.6.4 Undervoltage (UV)

The test results below demonstrate the integrated bus UV monitoring function and status reporting through the communication bus (FAULT pin). Device U1 senses the bus voltage through resistors R21, R22, and R23.




Figure 52 – UVP, 5000 RPM, No-Load, 340 V to 220 V. CH2: V_{BUS} , 100 V / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 µs / div.

Voltage Slew Rate = 0.5 V / msec. UV Level = 100%. FAULT Flag Reading = 0100000.




Figure 53 – UVP, 5000 RPM, No-Load, 220 V to 190 V. CH2: V_{BUS}, 100 V / div.

CH1: V_{FAULT} 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 μ s / div. Voltage Slew Rate = 0.5 V / msec. UV Level = 85%. FAULT Flag Reading = 0110000.




Figure 54 – UVP, 5000 RPM, No-Load, 190 V to 160 V. CH2: V_{BUS}, 100 V / div. CH1: V_{FAULT}, 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 μ s / div. Voltage Slew Rate = 0.5 V / msec. UV Level = 70%. FAULT Flag Reading = 1000000.





Figure 55 – UVP, 5000 RPM, No-Load, 160 V to 120 V. CH2: V_{BUS} , 100 V / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 μ s / div. Voltage Slew Rate = 0.5 V / msec. UV Level = 55%. FAULT Flag Reading = 1010000.



6.6.5 *Overvoltage (OV)*

The waveforms below illustrate the bus OV monitoring feature. The bus sensing resistance is set at 7 M Ω (total value of R21, R22, and R23) giving an over voltage (OV) level threshold of 422 VDC. The BridgeSwitch device stops switching and reports the OV fault condition as soon as the bus voltage exceeds the OV threshold. Switching resumes after the bus voltage level drops below the OV detection threshold.






Figure 56 – OVP, 340 V to 425 V.

CH2: V_{BUS} , 100 V / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 µs / div. Voltage Slew Rate = 0.5 V / msec. Measured OVP Level = 426.90 V. FAULT Flag/Reading = 0010000. Figure 57 – OVP clear, 425 V to 340 V.

CH2: V_{BUS} , 100 V / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 50 ms / div. Time Scale (Zoomed Area): 100 µs / div. Voltage Slew Rate = 0.5 V / msec. OV Fault Clear. FAULT Flag/Reading = 0000000.





6.6.6 System Thermal Fault

The waveforms below show the system thermal warning flag of the BridgeSwitch device through an external thermistor RT1. The device checks the resistance connected to the SM pin every 1 second for a period of 10 ms. The system temperature fault was simulated by applying a localized external heat to sense thermistor RT1 with the motor running at different loading condition.



Figure 58 – System Thermal Fault, 5000 RPM, No-Load. CH3: I_{PHASE} , 1 A / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 µs / div. FAULT Flag/Reading = 1100000.




Figure 59 – System Thermal Fault, 5000 RPM, 100 W. CH3: I_{PHASE} , 1 A / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 µs / div. FAULT Flag/Reading = 1100000.




Figure 60 – System Thermal Fault, 5000 RPM, 200 W. CH3: I_{PHASE} , 1 A / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 µs / div. FAULT Flag/Reading = 1100000.




Figure 61 – System Thermal Fault, 5000 RPM, 300 W. CH3: I_{PHASE} , 1 A / div. CH1: V_{FAULT} , 2 V / div. Time Scale: 20 ms / div. Time Scale (Zoomed Area): 100 µs / div. FAULT Flag/Reading = 1100000.



6.7 Abnormal Motor Operation Test

This paragraph provides results during abnormal operation tests for appliances with motors as described in IEC 60335-1 (Safety of household and similar electrical appliances). The tests include:

- Operation under stalled motor conditions
- Operation with one motor winding disconnected
- Running overload test

The test results demonstrate the integrated protection features of the BridgeSwitch under such abnormal operations.

6.7.1 *Operation Under Stalled (Motor) Conditions*

For the motor stalled condition, the inverter is initially running at 340 VDC, 200 W and 300 W output load, and a motor speed of 5000 RPM. The load was then ramped up drastically to simulate sudden brake or sudden stoppage of motor rotation.




Figure 62 – At Stalled Condition, 200 W Load. CH1: $I_{PHASE(U)}$, 2 A / div. CH2: $I_{PHASE(V)}$, 2 A / div. CH3: $I_{PHASE(W)}$, 2 A / div. CH4: V_{FAULT} , 1 V / div. Time Scale: 500 ms / div. Time Scale (Zoomed): 100 μ s / div. 1st FAULT = 0000010, LS FET OC.




Figure 63 – At Stalled Condition, 300 W Load. CH1: $I_{PHASE(U)}$, 2 A / div. CH2: $I_{PHASE(V)}$, 2 A / div. CH3: $I_{PHASE(W)}$, 2 A / div. CH4: V_{FAULT} , 1 V / div. Time Scale: 500 ms / div. Time Scale (Zoomed): 100 µs / div. 1st FAULT = 0000010, LS FET OC.



6.7.2 Operation with One Motor Phase / Winding Disconnected

The figures below depict the motor phase currents and fault flag during operation with one motor winding disconnected. One phase is disconnected during running condition at 200 W and 300 W load (at 340 VDC input, and a motor speed of 5000 RPM). Reconnection of phase was also tested per loading condition to determine the robustness of the BridgeSwitch inverter. No damage was incurred in the motor as well as in the BridgeSwitch inverter during and after the test.

One Phase Disconnected at 200 W




Figure 64 – At Running Condition, 340 VDC Input.

CH1: $I_{PHASE(U)}$, 2 A / div. CH2: $I_{PHASE(V)}$, 2 A / div. CH3: $I_{PHASE(W)}$, 2 A / div. CH4: V_{FAULT} , 1 V / div. Time Scale: 100 ms / div. Time Scale (Zoomed FAULT): 100 µs / div. FAULT Flag = 0000010, LS FET OC. One Phase Reconnected at 200 W





Figure 65 – At Running Condition, 340 VDC Input.

 $\begin{array}{l} \mbox{CH1: } I_{\mbox{PHASE}(\mbox{U})}, \mbox{ 2 A / div.} \\ \mbox{CH2: } I_{\mbox{PHASE}(\mbox{V})}, \mbox{ 2 A / div.} \\ \mbox{CH3: } I_{\mbox{PHASE}(\mbox{W})}, \mbox{ 2 A / div.} \\ \mbox{CH4: } V_{\mbox{FAULT}}, \mbox{ 1 V / div.} \\ \mbox{Time Scale: } 100 \mbox{ ms / div.} \\ \mbox{Time Scale: } 200 \mbox{mod ms / div.} \\ \mbox{Time Scale (Zoomed FAULT): } 100 \mbox{ } \mu \mbox{s / div.} \\ \mbox{FAULT Flag = } 0000001, \mbox{ HS FET OC.} \end{array}$





One Phase Disconnected at 300 W

Figure 66 - At Running Condition, 340 VDC Input.


CH1: $I_{PHASE(U)}$, 2 A / div. CH2: $I_{PHASE(V)}$, 2 A / div. CH3: $I_{PHASE(W)}$, 2 A / div. CH4: V_{FAULT} , 1 V / div. Time Scale: 100 ms / div. Time Scale (Zoomed FAULT): 100 µs / div. FAULT Flag = 0000010, LS FET OC.

Note: During 300 W loss of phase condition the motor stops rotating or at stalled condition even when the phase is reconnected.



6.7.3 *Running Overload Test*

The figures below depict the motor phase currents and status update flag during a running overload fault condition. During this test, the motor load is increased such that the current through the motor windings increases by 10% and until steady conditions are established. The load is then increased again and the test repeats until the BridgeSwitch protection engages or the motor stalls. During the overload condition, the motor is non-operational with no device or motor damage.



Overload Test >300 W

Note: During overload condition the motor stops rotating or at stalled condition.



7 Appendix

7.1 Board Quick Reference




Figure 68 – RD 853 Board Quick Reference /Guide.

7.1.1 The Microcontroller (MCU) Interface Contains the Following Pins / Signals

- **FAULT_BUS** Pin dedicated for fault reporting for each BridgeSwitch device.
- GND Common ground interface between the microcontroller and the inverter board.
- PWMH_U, PWML_U, PWMH_V, PWML_V, PWMH_W, and PWML_W PWM input signal interface from the system microcontroller to the BridgeSwitch device.
- ➤ +5 V Voltage supply pin for microcontroller as needed.
- **SM** Configurable system monitoring pin for BridgeSwitch IC (U2).
- Curr_fdbkU, Curr_fdbkV, Curr_fdbkW Current feedback information needed by the microcontroller (MCU). This signal directly comes from the inverter current sense resistor passing through the current sense amplifier circuit.
- IPH_U, IPH_V, IPH_W Instantaneous phase current information of the lowside power FREDFET Drain to Source current of each BridgeSwitch device coming from the IPH pin.

Note: In the RD board, proper labels for the pin designations of connectors are provided.



7.1.2	J4 Connector Pin Designation
-------	------------------------------

Pin No.	Signal	Туре	Comments
1	PWML_V	Input	Gate drive signal for low-side power FREDFET phase V.
2	PWMH_V	Input	Gate drive signal for high-side power FREDFET phase V.
3	PWML_W	Input	Gate drive signal for low-side power FREDFET phase W.
4	PWMH_W	Input	Gate drive signal for high-side power FREDFET phase W.
5	PWML_U	Input	Gate drive signal for low-side power FREDFET phase U.
6	PWMH_U	Input	Gate drive signal for high-side power FREDFET phase U.
7	GND	n/a	Ground reference for connector input and output signals.
8	FAULT_BUS	Input/Output	Single wire, bi-directional fault communication bus.

7.1.3 J5 Connector Pin Designation

Pin No.	Signal	Туре	Comments		
1	IPH_U	Output	Voltage signal proportional to instantaneous phase low-side FREDFET Drain current of Phase U.		
2	IPH_V	Output	Voltage signal proportional to instantaneous phase low-side FREDFET Drain current of Phase V.		
3	IPH_W	Output	Voltage signal proportional to instantaneous phase low-side FREDFET Drain current of Phase W.		
4	Curr_fdbkU	Output	Current feedback information needed by the microcontroller for phase U.		
5	Curr_fdbkV	Output	Current feedback information needed by the microcontroller for phase V.		
6	Curr_fdbkW	Output	Current feedback information needed by the microcontroller for phase W.		
7	SM_W	Input	External input for system sensing (i.e. can be connected to external thermistor for system temperature monitor via status communication bus)		
8	+5 V	Output	Voltage supply pin for microcontroller as needed		

Note: In the RD board, proper labels for the pin designations of connectors are provided



7.2 Recommended Start-up Sequence

BridgeSwitch devices have internal self-supply supporting commutation PWM frequencies up to 20 kHz. To ensure sufficient supply voltage levels across the BPL pin capacitor and the BPH pin capacitor at inverter start-up, the system micro-controller (MCU) should follow the recommended power-up sequence as depicted below.




Figure 69 – Recommended Power-up Sequence with Self-Supplied Operation.

The table below lists activities occurring during the recommended power-up sequence.

Time Point	Activity				
to	High-voltage DC bus is applied				
t1	 Internal current source starts charging BPL pin capacitor once HD pin voltage reaches V_{HD(START)} System MCU may start setting low-side power-FREDFET control signal INL to high 				
t2	 BPL pin voltage reaches V_{BPL} (typ. 14.5 V) Device determines external device settings Internal Gate drive logic turns on low-side power FREDFET after device setup completes and once INL becomes high or if it is high already Internal current source charges BPH pin capacitor 				
t ₃	 BPH pin voltage reaches V_{BPH} with respect to HB pin (typically 14.5 V) Device starts communicating successful power-up through fault pin Note: The device does not send a status update if the internal power-up sequence did not complete successfully 				
t₄	 BridgeSwitch is ready for state operation (indicated by communicated status update at time point t₃) System MCU turns off low-side FREDFET 				

Table 4 – Power-up Sequence with Self-Supplied Operation.



7.3 Status Word Encoding

FAULT	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6
HV Bus OV	0	0	1				
HV Bus UV 100%	0	1	0				
HV Bus UV 85%	0	1	1				
HV Bus UV 70%	1	0	0				
HV Bus UV 55%	1	0	1				
System Thermal Fault	1	1	0				
LS Driver Not Ready ^[1]	1	1	1				
LS FET Thermal Warning				0	1		
LS FET Thermal Shutdown	rmal Shutdown		1	0			
HS Driver Not Ready ^[2]	Driver Not Ready ^[2]		1	1			
LS FET Over-Current						1	
HS FET Over-Current					1		
Device Ready (No Faults)	0	0	0	0	0	0	0

Notes:

1. Includes XL pin open/short circuit fault, IPH-pin to XL-pin short-circuit, and trim bit corruption

2. Includes HS-to-LS communication loss, V_{BPH} or internal 5 V rail out of range, and XH pin open/shortcircuit fault

Table 5 – BridgeSwitch Fault Encoding.




Figure 70 – Fault Status Communication Bit Stream.




7.4 Suggested Microcontroller Action / Decision To BridgeSwitch Fault Conditions

Fault	Fault ID	Action/Decision
HV Bus Overvoltage	001xxxx	Shutdown
HV 100%	010xxxx	Warning
HV Bus 85%	011xxxx	Warning
HV Bus 70%	100xxxx	Warning
HV Bus 55%	101xxxx	Warning
System Thermal	110xxxx	Shutdown
LS Driver Not Ready	111xxxx	Shutdown
LS FET Thermal Warning	xxx010x	Warning
LS FET Thermal Shutdown	xxx10xx	Shutdown
LS FET Over-Current	xxxxx1x	Shutdown
HS Driver Not Ready	xxx11xx	Shutdown
HS FET Over-Current	xxxxxx1	Shutdown
Device Ready	0000000	None



7.5 **Inverter Output Power Measurement**

The 3-phase inverter output power (P_{OUT}) measurement uses the "two wattmeter" method as illustrated below.



$$P_{OUT} = P_{CH1} + P_{CH2}$$

Figure 71 – Inverter Output Power Measurement.



7.6 Current Capability vs. Ambient Temperature

The figure below depicts the continuous RMS current capability of the RDR-853 example design under different operation conditions: Either 5 kHz, 12 kHz, and 16 kHz PWM frequency and the three BRD1265C devices operating self-supplied or with external supply at their respective BPL- and BPH-pins. The DC bus voltage is 340 VDC and the motor is operating at a speed of 5000 RPM. Each curve details the available continuous RMS current at different board ambient temperatures with a package temperature of 100 °C (average of all three devices).




Figure 72 - Current Capability vs. Ambient Temperature (Max. 100 °C Package Temperature).



7.7 Efficiency Curve at Different Switching Frequency

The graph and table below shows the BridgeSwitch inverter efficiency at 340 VDC input, 5 kHz, 12 kHz, 16 kHz PWM switching frequency, constant motor speed of 5000 RPM, 3 phase FOC modulation, BridgeSwitch devices at self and external supply mode, and at room ambient temperature of 27 °C. The aux circuit, 5 V linear regulator, and current sense amplifier are not included for efficiency data accuracy. This is accomplished by measuring the input voltage directly at the positive input DC BUS of the inverter. Aux circuit and 5 V linear regulator were bypassed by depopulating component U4 and U5. External 5 VDC supply was provided between pins +5 V and GND for microcontroller and current sense amplifier. An external +17 VDC supply in addition to the + 5 V supply was also used during external supply mode.




Figure 73 – Inverter Efficiency Graph.



7.8 Test Bench Set-up




Figure 74 – Actual Bench Set-up.

7.8.1 *Equipment Used*

- 1. Motor 300 W, 5000 RPM, Model: 57BL110S30-3150TF0
- Motor brake load 24 VDC, 300 W motor brake load, Model: HB-503B by China-Tension
- 3. **Brake load control** 24 VDC, 500 mA brake load control, Model: ICS-500 by China-Tension
- 4. Coupler 8 mm X 17 mm motor coupler
- 5. **High voltage DC source** Agilent 6812B, used for supplying 340 VDC to the 3-phase inverter
- 6. Low voltage DC souce Technique QT3005D-3 power supply, used supplying 24 VDC for brake load control.



8 Revision History

Date	Author	Rev.	Description & Changes	Approval
05-Jun-20	MQC	1.0	Initial Release.	Apps & Mktg
08-Jul-20	SM	1.1	Schematic, PCB and Various Updates.	Apps & Mktg



For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at **www.power.com**. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2018, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

WORLD HEADQUARTERS

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

China (Shanghai)

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com GERMANY (AC-DC/LED Sales) Lindwurmstrasse 114 D-80337 München Germany Phone: +49-89-5527-39100 e-mail: eurosales@power.com

GERMANY (Gate Driver Sales)

HellwegForum 1 59469 Ense Germany Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@ power.com

INDIA

#1, 14th Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 e-mail: indiasales@power.com

ITALY

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

JAPAN

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 e-mail: japansales@power.com

KOREA

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

SINGAPORE

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@power.com

TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

UK

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com





Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Power Integrations: RDK-853