MOSFET – Power, Single, P-Channel, ESD, μCool, UDFN, 2.0x2.0x0.55 mm -20 V, -9.4 A

Features

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 2.0x2.0x0.55 mm for Board Space Saving
- Lowest RDS(on) in 2.0x2.0 Package
- ESD Protected
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS

Applications

- High Side Load Switch
- PA Switch and Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			V_{DSS}	-20	V
Gate-to-Source Vol	tage		V_{GS}	±8.0	V
Continuous Drain	Steady State	T _A = 25°C	I _D	-6.4	Α
Current (Note 1)	State	T _A = 85°C		-4.6	
	t ≤ 5 s	T _A = 25°C		-9.4	
Power Dissipa- tion (Note 1)	Steady State	T _A = 25°C	P _D	1.7	W
	t ≤ 5 s	T _A = 25°C		3.8	
Continuous Drain	Steady	T _A = 25°C	I _D	-4.0	Α
Current (Note 2)	State	T _A = 85°C		-2.9	
Power Dissipation (Note 2)	T _A = 25°C	P_{D}	0.7	W
Pulsed Drain Curre	nt	tp = 10 μs	I _{DM}	-30	Α
Operating Junction and Storage Temperature		T _J , T _{STG}	-55 to 150	°C	
Source Current (Body Diode) (Note 2)		I _S	-1.0	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	
ESD Rating (HBM)	per JESD22	2-A114F	ESD	>2000	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).



ON Semiconductor®

http://onsemi.com

MOSFET				
V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX		
	29 mΩ @ -4.5 V			
-20 V	39 mΩ @ -2.5 V	-9.4 A		
25 \$	60 mΩ @ –1.8 V	3.471		
	120 mΩ @ -1.5 V			



P-Channel MOSFET

MARKING DIAGRAM



UDFN6 CASE 517BG μCOOL™




AA = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

2. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	72	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{\theta JA}$	33	
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	189	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS				•			•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$	I _D = -250 μA	A, ref to 25°C		-5.0		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -20 \text{ V}$	$T_{J} = 25^{\circ}C$ $T_{J} = 85^{\circ}C$			-1.0 -10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, \	/ _{GS} = ±8.0 V			±10	μΑ
ON CHARACTERISTICS (Note 5)		•		•			
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = -4.5 \	V, I _D = -6.4 A		23	29	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -4.8 \text{ A}$			31	39	
		$V_{GS} = -1.8 \text{ V}, I_D = -2$	V, I _D = -2.5 A		43	60	
		V _{GS} = −1.5 \	V, I _D = −1.5 A		60	120	
Forward Transconductance	9FS	$V_{DS} = -15 \text{ V}, I_D = -4.0 \text{ A}$			18		S
CHARGES, CAPACITANCES & GATE	RESISTANCE						
Input Capacitance	C _{ISS}				2600		pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			200]
Reverse Transfer Capacitance	C _{RSS}				190		
Total Gate Charge	Q _{G(TOT)}				29		nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = −4.5 V,	$V_{DS} = -15 \text{ V};$		1.4		
Gate-to-Source Charge	Q_{GS}	I _D = -	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V};$ $I_{D} = -4.0 \text{ A}$		3.7		
Gate-to-Drain Charge	Q_GD				8.1		
SWITCHING CHARACTERISTICS, VG	S = 4.5 V (Note 6)						
Turn-On Delay Time	t _{d(ON)}				9.0		ns
Rise Time	t _r	$V_{GS} = -4.5 V$,	$V_{DD} = -15 V$,		18		
Turn-Off Delay Time	t _{d(OFF)}	$I_D = -4.0 \text{ A}, R_G = 1 \Omega$			126		
Fall Time	t _f				71		

DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	VSD	V _{GS} = 0 V,	$T_J = 25^{\circ}C$	0.65	1.0	V
		$I_S = -1.0 A$	T _{.1} = 125°C	0.55		

- 3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu. 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

- 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition	Min	Тур	Max	Units
DRAIN-SOURCE DIODE CHARACTER	RISTICS					
Reverse Recovery Time	t _{RR}			25		ns
Charge Time	t _a	V _{GS} = 0 V. dis/dt = 100 A/us.		10		
Discharge Time	t _b	$V_{GS} = 0 \text{ V, dis/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = -1.0 \text{ A}$		15		
Reverse Recovery Charge	Q _{RR}			13.6		nC

- 3. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces). 4. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu. 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%. 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS

20


 $V_{DS} \le -10 \text{ V}$



18 -ID, DRAIN CURRENT (A) 16 14 12 10 T_J = 25°C 6 T_J = 125°C 2 = -55°C 0 0.5 0 1.0 1.5 2.0 3.0 -V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**






Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response

DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUS3A40PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3A40PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



D

TOP VIEW

SIDE VIEW

Α1

DETAIL B

J1

BOTTOM VIEW

A B

F



PIN ONE

REFERENCE.

0.10 С

// 0.10 C

|△| 0.08 | C

DETAIL A

E2

NOTE 4

□ 0.10 | C

UDFN6 2x2, 0.65P CASE 517BG **ISSUE A**

MOLD CMPD

EXPOSED Cu

DETAIL B

OPTIONAL CONSTRUCTIONS

DETAIL A OPTIONAL CONSTRUCTIONS

PLATING

C SEATING PLANE

0.10

0.05 С NOTE 5

CA В

Ф

0.10

0.05 С NOTE 3

6X **b**

CA

В

DATE 04 FEB 2010

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.

- DIMENSION 5 APPLIES TO PLATED TERMINAL AND IS
 MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- 1. CENTER TERMINAL LEAD IS OPTIONAL. CENTER TERMINAL
- IS CONNECTED TO TERMINAL LEAD # 4.
 2. LEADS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.13	REF		
b	0.25	0.35		
b1	0.51	0.61		
D	2.00	BSC		
D2	1.00	1.20		
E	2.00	BSC		
E2	1.10	1.30		
е	0.65	BSC		
K	0.15	REF		
J	0.27	BSC		
J1	0.65	BSC		
L	0.20	0.30		
L1		0.10		
L2	0.20	0.30		

GENERIC MARKING DIAGRAM*




XX = Specific Device Code

M = Date Code

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED **MOUNTING FOOTPRINT**



DOCUMENT NUMBER:	98AON48158E	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	UDFN6 2x2, 0.65P		PAGE 1 OF 1		

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the v special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NTLUS3A40PZTAG NTLUS3A40PZTBG