

# **3-phase Brushless Motor Driver** for Polygon Mirror Motor



www.onsemi.com

#### Overview

The LV8112VB is a 3-phase brushless motor driver for polygon mirror motor driving of LBP.


A circuit needed to drive of polygon mirror motor can be composed of a single-chip. Also, the output transistor is made DMOS by using BiDC process, and by adopting the synchronous rectification method, the lower power consumption (Heat generation) is achieved.

#### **Feature**

- 3-phase bipolar drive
- Direct PWM drive + synchronous rectification
- $I_{O} \max 1 = 2.5A$
- IO  $max2 = 3.0A (t \le 0.1ms)$
- Output current control circuit
- PLL speed control circuit
- Phase lock detection output (with mask function)
- Current limiter, constraint protection, thermal shutdown, under-voltage protection circuit
- Circuit to switch slowing down method while stopped (Free run or Short-circuit brake)
- Constraint protection detection signal switching circuit (FG or LD)
- Forward / Reverse switching circuit
- Compatible with Hall FG
- Hall bias pin (Bias current cut in a stopped state)
- 5V regulator output
- SDCC function (Speed Detection Current Control)

## **Typical Applications**

- Laser beam printer (LBP)
- Plain paper copier (PPC)
- Multi function printer (MFP)



SSOP44K(275mil) Exposed Pad

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.

## **Specifications**

## **Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>CC</sub> max	V <sub>CC</sub> pin	37	V
	VG max	VG pin	42	V
Output current	I <sub>O</sub> max1	*1	2.5	Α
	I <sub>O</sub> max2	t ≤ 0.1ms *1	3.0	Α
Allowable Power dissipation	Pd max	Mounted on a specified board *2	1.7	W
Operation temperature	Topr		-25 to +80	°C
Storage temperature	Tstg		-55 to +150	°C
Junction temperature	Tj max		150	°C

<sup>\*1.</sup> Tj max = 150°C must not be exceeded.

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## **Recommended Operating Conditions** at Ta = 25°C

moconii on a poranii g		- ut 1 u = t t		
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VCC		10 to 35	V
5V constant voltage output current	I <sub>REG</sub>		0 to -30	mA
LD pin applied voltage	V <sub>LD</sub>		0 to 5.5	V
LD pin output current	I <sub>LD</sub>		0 to 15	mA
FG pin applied voltage	V <sub>FG</sub>		0 to 5.5	V
FG pin output current	I <sub>FG</sub>		0 to 15	mA
HB pin output current	I <sub>HB</sub>		0 to -30	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## **Electrical Characteristics** at Ta = 25°C, $V_{CC} = 24$ V

<b>5</b>		0 - 171		Ratings		Linit
Parameter	Symbol	Conditions	min	typ	max	Unit
Current drain	I <sub>CC</sub> 1			5.5	6.5	mA
	I <sub>CC</sub> 2	In a stop state		1.0	1.5	mA
5V Constant Voltage Output						
Output voltage	VREG		4.65	5.0	5.35	V
Line regulation	ΔVREG1	V <sub>CC</sub> = 10 to 35V		20	100	mV
Load regulation	ΔVREG2	I <sub>O</sub> = -5 to -20mA		25	60	mV
Temperature coefficient ΔVREG3		Design target value *		0		mV/°C
Output Block						
Output ON resistance	put ON resistance $R_{ON}$ $I_{O} = 1A$ , Sum of the lower and upper side outputs			1.5	1.9	Ω
Output leakage current	l <sub>O</sub> leak	Design target value *			10	μΑ
Lower side Diode forward voltage	V <sub>D</sub> 1	I <sub>D</sub> = -1A		1.0	1.35	V
Upper side Diode forward voltage	V <sub>D</sub> 2	I <sub>D</sub> = 1A		1.0	1.35	V
Charge Pump Output (VG pin)						
Output voltage	VG <sub>OUT</sub>			V <sub>CC</sub> +4.9		V
CP1 pin						
Output ON resistance (High level)	V <sub>OH</sub> (CP1)	I <sub>CP1</sub> = -2mA, Design target value * 500		700	Ω	
Output ON resistance (Low level)	V <sub>OL</sub> (CP1)	I <sub>CP1</sub> = 2mA		300	400	Ω

<sup>\*</sup> Design target value, Do not measurement.

<sup>\*2.</sup> Specified board: 114.3mm × 76.1mm × 1.6mm, glass epoxy board.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

Continued from preceding page.

Parameter	Symbol	Conditions		Ratings	<u> </u>	Unit	
Hall A could be at the	]		min	typ	max		
Hall Amplifier Block	1		1 . 1				
Input bias current	I <sub>HB</sub> (HA)		-2	-0.5		μА	
Common mode input voltage range	VICM		0.5		VREG-2.0	V	
Hall input sensitivity			80			mVp-p	
Hysteresis	ΔV <sub>IN</sub> (HA)		15	24	42	mV	
Input voltage L → H	V <sub>SLH</sub>			12		mV	
Input voltage $H \rightarrow L$	V <sub>SHL</sub>			-12		mV	
Hall Bias (HB pin) P-channel Output							
Output voltage ON resistance	V <sub>OL</sub> (HB)	$I_{HB} = -20 \text{mA}$		20	30	Ω	
Output leakage current	I <sub>L</sub> (HB)	$V_O = 0V$			10	μΑ	
FG Amplifier Schmitt Block (IN1)							
Input amplifier gain	G <sub>FG</sub>	Design target value *		5		times	
Input hysteresis (H $\rightarrow$ L)	V <sub>SHL</sub> (FGS)	Input referred, Design target value *		0		mV	
Input hysteresis (L $\rightarrow$ H)	V <sub>SLH</sub> (FGS)	Input referred, Design target value *		10		mV	
Hysteresis	V <sub>FGL</sub>	Input referred, Design target value *		10		mV	
FGFIL pin	'						
High level output voltage	V <sub>OH</sub> (FGFIL)		2.7	3.0	3.3	V	
Low level output voltage	V <sub>OL</sub> (FGFIL)		0.75	0.85	0.95	V	
External capacitor charge current	I <sub>CHG</sub> 1	V <sub>CHG</sub> 1 = 1.5V	-5	-4	-3	μА	
External capacitor discharge current	I <sub>CHG</sub> 2	V <sub>CHG</sub> <sup>2</sup> = 1.5V	3	4	5	μА	
Amplitude	V(FGFIL)	0110	1.95	2.15	2.35	Vp-p	
FG Output	, ,						
Output ON resistance	V <sub>OL</sub> (FG)	I <sub>FG</sub> = 7mA		20	30	Ω	
Output leakage current	IL(FG)	V <sub>O</sub> = 5.5V			10	μА	
PWM Oscillator	·L(: -)	-0 -0-	<u> </u>			F** .	
High level output voltage	V <sub>OH</sub> (PWM)		2.95	3.2	3.45	V	
Low level output voltage	V <sub>OL</sub> (PWM)		1.3	1.5	1.7	V	
External capacitor charge current	I <sub>CHG</sub> (PWM)	V <sub>PWM</sub> = 2V	-90	-70	-50	μА	
Oscillation frequency	f(PWM)	C = 150pF	180	225	270	kHz	
Amplitude	V(PWM)	С = 130рі	1.5	1.7	1.9	Vp-p	
Recommended operation frequency			1.5	1.7	300	kHz	
range	fOPR		15		300	KIIZ	
CSD Oscillation Circuit						<u> </u>	
High level output voltage	V <sub>OH</sub> (CSD)		2.7	3.0	3.3	V	
Low level output voltage	V <sub>OL</sub> (CSD)		0.8	1.0	1.2	V	
Amplitude	V(CSD)		1.75	2.0	2.25	Vp-p	
External capacitor charge current	I <sub>CHG</sub> 1(CSD)	V <sub>CHG</sub> 1 = 2.0V	-14	-10	-6	μА	
External capacitor discharge current	I <sub>CHG</sub> 2(CSD)	V <sub>CHG</sub> 2 = 2.0V	8	11	14	μА	
Oscillation frequency	f(CSD)	C = 0.068μF, Design target value *	30	40	50	Hz	
Phase comparing output	.(002)	о отобори, у добиди, на губи часко	55		00		
Output ON resistance (high level)	Vppu	I <sub>OH</sub> = -100μA		500	700	Ω	
Output ON resistance (low level)	VPDH	I <sub>OI</sub> = 100μA		500	700	Ω	
. , , , ,	V <sub>PDL</sub>	-OL = 100μ (		300	700		
Phase Lock Detection Output	\/o, /I D\	l. p = 10mA		20	20		
Output ON resistance	V <sub>OL</sub> (LD)	I <sub>LD</sub> = 10mA		20	30	Ω	
Output leakage current	I <sub>L</sub> (LD)	V <sub>O</sub> = 5.5V			10	μА	
Error Amplifier Block	\/ (FD)	Design towards 1 at					
Input offset voltage	V <sub>IO</sub> (ER)	Design target value *	-10		+10	mV	
Input bias current	I <sub>B</sub> (ER)		-1		+1	μА	
High level output voltage	V <sub>OH</sub> (ER)	I <sub>EI</sub> = -100μA	EI+0.7	EI+0.85	El+1.0	V	
Low level output voltage	V <sub>OL</sub> (ER)	I <sub>EI</sub> = 100μA	El-1.75	EI-1.6	El-1.45	V	
DC bias level	V <sub>B</sub> (ER)		-5%	VREG/2	5%	V	

<sup>\*</sup> Design target value, Do not measurement.

Continued from preceding page.

Parameter	Symbol	Conditions	. 1	Ratings		Unit
0			min	typ	max	
Current Control Circuit	005		0.5	1		
Drive gain	GDF	While phase locked	0.5	0.55	0.6	times
Current Limiter Circuit (pins RF and	T.:		T T			·
Limiter voltage	VRF		0.465	0.515	0.565	V
Under-voltage Protection			1			ı
Operation voltage	VSD		8.3	8.7	9.1	V
Hysteresis	ΔVSD		0.2	0.35	0.5	V
CLD Circuit			T T	1		ı
External capacitor charge current	ICLD	V <sub>CLD</sub> = 0V	-4.5	-3.0	-1.5	μА
Operation voltage	V <sub>H</sub> (CLD)		3.25	3.5	3.75	V
Thermal Shutdown Operation						
Thermal shutdown operation	TSD	Design target value (Junction temperature)	150	175		°C
temperature  Hystorosis	ATOD	Design target value / lunation termograture		20		°C
Hysteresis CLK nin	ΔTSD	Design target value (Junction temperature)		30		-,0
CLK pin	£/01.10			1	10	1,1.1
External input frequency	f <sub>I</sub> (CLK)		0.1		10	kHz
High level input voltage	V <sub>IH</sub> (CLK)		2.0	-	VREG	V
Low level input voltage	V <sub>IL</sub> (CLK)		0		1.0	V
Input open voltage	V <sub>IO</sub> (CLK)		VREG-0.5		VREG	V
Hysteresis	V <sub>IS</sub> (CLK)		0.2	0.3	0.4	V
High level input current	I <sub>IH</sub> (CLK)	V <sub>CLK</sub> = VREG	-10	0	+10	μА
Low level input current	I <sub>IL</sub> (CLK)	VCTK = 0V	-110	-85	-60	μА
CSDSEL pin						1
High level input voltage	V <sub>IH</sub> (CSD)		2.0		VREG	V
Low level input voltage	V <sub>IL</sub> (CSD)		0		1.0	V
Input open voltage	V <sub>IO</sub> (CSD)		VREG-0.5		VREG	V
High level input current	I <sub>IH</sub> (CSD)	V <sub>CSDSEL</sub> = VREG	-10	0	+10	μА
Low level input current	I <sub>IL</sub> (CSD)	V <sub>CSDSEL</sub> = 0V	-110	-85	-60	μА
S/S pin						
High level input voltage	V <sub>IH</sub> (SS)		2.0		VREG	V
Low level input voltage	V <sub>IL</sub> (SS)		0		1.0	V
Input open voltage	V <sub>IO</sub> (SS)		VREG-0.5		VREG	V
Hysteresis	V <sub>IS</sub> (SS)		0.2	0.3	0.4	V
High level input current	I <sub>IH</sub> (SS)	V <sub>S/S</sub> = VREG	-10	0	+10	μА
Low level input current	I <sub>IL</sub> (SS)	V <sub>S/S</sub> =0V	-110	-85	-60	μА
BRSEL pin	-		'	•		
High level input voltage	V <sub>IH</sub> (BRSEL)		2.0		VREG	V
Low level input voltage	V <sub>IL</sub> (BRSEL)		0		1.0	V
Input open voltage	V <sub>IO</sub> (BRSEL)		VREG-0.5		VREG	V
High level input current	I <sub>IH</sub> (BRSEL)	V <sub>BRSEL</sub> = VREG	-10	0	+10	μА
Low level input current	I <sub>IL</sub> (BRSEL)	V <sub>BRSEL</sub> = 0V	-110	-85	-60	μА
F/R pin	1EV - /	2.1022				I
High level input voltage	V <sub>IH</sub> (FR)		2.0	I	VREG	V
Low level input voltage	V <sub>IL</sub> (FR)		0		1.0	V
Input open voltage	V <sub>IO</sub> (FR)		VREG-0.5		VREG	V
High level input current		V <sub>F/R</sub> = VREG	-10	0	+10	
riigirievei iiiput cultetit	I <sub>IH</sub> (FR)	$V_{F/R} = V_{REG}$ $V_{F/R} = 0V$	-10	U	+10	μΑ

<sup>\*</sup> Design target value, Do not measurement.


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## **Package Dimensions**


unit: mm

## SSOP44K (275mil) Exposed Pad

CASE 940AF ISSUE A



#### **SOLDERING FOOTPRINT\***



#### NOTES:

- 1. The measurements are for reference only, and unable to guarantee.
- 2. Please take appropriate action to design the actual Exposed Die Pad and Fin portion.
- 3. After setting, verification on the product must be done. (Although there are no recommended design for Exposed Die Pad and Fin portion Metal mask and shape for Through-Hole pitch (Pitch & Via etc), checking the soldered joint condition and reliability verification of soldered joint will be needed. Void • gradient • insufficient thickness of soldered joint or bond degradation could lead IC destruction because thermal conduction to substrate becomes poor.)

## **GENERIC** MARKING DIAGRAM\*




XXXXX = Specific Device Code Y = Year

M = Month


DDD = Additional Traceability Data

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.



## **Pin Assignment**



## **Block Diagram and Application Circuit Example**



## Pin Function

	unction		
Pin No.	Pin name	Function	Equivalent circuit
1	CLK	Clock input pin (10kHz maximum)	VREG  5kΩ  10kΩ  777  777  777  777  777  777  777
2	LD	Phase lock detection output pin. Goes ON during PLL-phase lock. Open drain output.	VREG 2
3	S/S	Start/Stop input pin. Start with low-level input. Stop with high-level input or open input	VREG  555kΩ  10kΩ  777  777  777  777
4	VREG	5V regulator output pin. (the control circuit power supply) Connect a capacitor between this pin and GND for stabilization.	V <sub>CC</sub>
5	BRSEL	Brake selection pin.  By low-level, short-circuit braking when the S/S pin is in a stopped state.  (Brake for the inspection process)	VREG  55kΩ  5kΩ 5kΩ 5kΩ 5kΩ
6	CSDSEL	Motor constraint protection detection signal selection pin.  Select FG with low, and LD with high or in an open state.	VREG  55kΩ  5kΩ 6

## Continued from preceding page.

Pin No.	Pin name	Function	Equivalent circuit
7	F/R	Forward / Reverse selection pin.	VREG  55kΩ  5kΩ  77
8	CLD	Phase lock signal mask time setting pin.  Connect a capacitor between this pin and GND.  When it is not necessary to mask, this pin must be left open.	VREG 500Ω 8
9	CSD	Pin for both the constraint protection circuit operation time setting and the initial reset pulse setting.  Connect a capacitor between this pin and GND.  If the motor constraint protection circuit is not used, a capacitor and a resistor must be connected in parallel between the CSD pin and GND.	VREG 500Ω 9
10	FG	FG Schmitt output pin. Open drain output.	VREG (10)
12	PWM	Pin to set the oscillation frequency of PWM.  Connect a capacitor between this pin and GND.	VREG 200Ω 12 2kΩ 12 12
14	FC	Frequency characteristics correction pin of the current control circuit.  Connect a capacitor between this pin and GND.	VREG 500Ω 110kΩ \$ 110kΩ \$ 7777

## Continued from preceding page.

Pin No.	Pin name	eceding page.  Function	Equivalent circuit
15	FGFIL	FG filter pin.  When the noise of the FG signal is a problem, connect a capacitor between this pin and GND.	VREG 15kΩ 500Ω 15
16	PH	Pin to stabilize the RF waveform.  Connect a capacitor between this pin and GND.	VREG 500Ω 16
17	PD	Phase comparison output pin.  The phase error is output by using the duty changes of the pulse.	VREG 500Ω 17
18	EI	Error amplifier input pin.	VREG 50000 18
19	EO	Error amplifier output pin.	VREG 19
20	TOC	Torque command voltage input pin.  Normally, this pin must be connected with the EO pin.  On-duty of upper-side output Tr increases when the TOC voltage decreases.	VREG 5000 20
21	GND	Ground pin of the control circuit block.	

## Continued from preceding page.

Pin No.	Pin name	Function	Equivalent circuit
22	НВ	Hall element bias current pin.	VREG
		Goes ON when the S/S pin is in a start state.	
		Goes OFF when the S/S pin is in a stopped state.	
			22
			<del>///</del> ///
23	IN1 <sup>+</sup>	Hall amplifier input pin.	VREG
24	IN1 <sup>-</sup>	A high-level state of logic is recognized when IN <sup>+</sup> > IN <sup>-</sup> .	
25 26	IN2+ IN2-	Reverse case is a low-level state.  The input amplitude of 100mVp-p or more (differential) is	
27	IN3+	desirable in the Hall inputs.	
28	IN3-	When the noise of the Hall signal is a problem, connect the	24/26/28 5000 5000 5000 5000 5000 5000 5000 50
		capacitors between IN+ and IN	
- 00	CLID	Forms around him Connect this him with the CNIDO him	הלו הלו הלו הלו
30	SUB GND2	Frame ground pin. Connect this pin with the GND2 pin.  Ground pin of the output circuit block.	
32	OUT3	Output pin.	
34	OUT2	As for PWM, a duty control is executed on the upper side	v <sub>cc</sub>
36	OUT1	FET.	
			32,34,36
			—E A
38	RF	Source pin of output MOSFET (lower).	
		Connect low resister (Rf) between this pin and GND.	300
39	RFS	Output current detection pin.	VREG
		Connect this pin to the RF pin.	
			<b>1</b>
			39 5kΩ 1
			, , , , , , , , , , , , , , , , , , ,
40	V <sub>CC</sub> <sup>2</sup>	Power supply pin for output.	
		Connect a capacitor between this pin and GND for	
41	Voo1	stabilization.	
41	V <sub>CC</sub> 1	Power supply pin for control.  Charge pump output pin (power supply for the upper side	
72	VO	FET gate).	<u>vcc</u>
		Connect a capacitor between this pin and V <sub>CC</sub> .	
			500Ω W 43)
			1000\$
43	CP1	Pin to connect a capacitor for charge pump.	<u> </u>
44	CP2	Connect a capacitor between CP1 and CP2.	
			<u> </u>
			<b>★</b>
			#

## **3-phase Logic Truth Table** (IN = "H" indicates the state where in IN $^+$ > IN $^-$ )

	F/R = H			F/R = L			Output	
IN1	IN2	IN3	IN1	IN2	IN3	OUT1	OUT2	OUT3
Н	L	Н	L	Н	L	L	Н	М
Н	L	L	L	Н	Н	L	М	Н
Н	Н	L	L	L	Н	М	L	Н
L	Н	L	Н	L	Н	Н	L	М
L	Н	Н	Н	L	L	Н	М	L
L	L	Н	Н	Н	L	М	Н	L

#### S/S Pin

Input state	Mode
High or Open	Stop
Low	Start

## **BRSEL Pin**

Input state	While stopped
High or Open	Free run
Low	Short-circuit brake

#### **CSDSEL Pin**

Input state	Mode
High or Open	LD standard
Low	FG standard

#### Selection of SDCC function

Input state	Mode	
F/R = High or Open	Function ON	
F/R = Low	Function OFF	

## **LV8112VB Description**

## 1. Speed Control Circuit

This IC can realize a high efficiency, low-jitter, a stable rotation by adopting the PLL speed control method. This PLL circuit compares the phase difference of the edge between the CLK signal and the FG signal and controls by using the output of error. The FG servo frequency under control becomes congruent with the CLK frequency.

$$f_{FG}$$
 (Servo) =  $f_{CLK}$ 

#### 2. Output Drive Circuit

This IC adopts the direct PWM drive method to reduce power loss in the output. The driving force of the motor is adjusted by changing the on-duty of the output transistor. The PWM switching of the output is performed by the upper-side output transistor.

Also, this IC has a parasitic diode of the output DMOS as a regeneration route when the PWM switching is off. But, this IC is cut down the fever than the diode regeneration by performing synchronous rectification.

## 3. Current Limiter Circuit

This IC limits the (peak) current at the value

$$I = V_{RF} / Rf (V_{RF} = 0.515V \text{ (typical)}, Rf : current detection resister)}$$
.

The current limitation operation consists of reducing the PWM output on duty to suppress the current.

To prevent malfunction of the current limitation operation when the reverse recovery current of diode is detected, the operation has a delay (approximately 300ns). Since the current change at the motor start-up is fast when the motor coil is lower resistance or smaller inductance, the current more than the setting value may flow during this delay time. In this case, it is necessary to set the limiter value considering the current that increased by the delay.

## 4. Power Saving Circuit

This IC becomes the power saving state of decreasing the consumption current in the stop state. The bias current of the majority circuits is cut in the power saving state. Also, 5V regulator output is output in the power saving state.

## 5. Reference Clock

Note that externally-applied clock signal has no noise of chattering. The input circuit has a hysteresis.

But, if noise is a problem, that noise must be excluded by inserting capacitor.

When the IC is switched to the start state if the reference clock is no input, the drive is turned off after a few rotations if the motor constraint protection circuit is used. (Clock disconnection protection)

#### 6. PWM Frequency

The PWM frequency is determined by using a capacitor C (F) connected to the PWM pin.

```
f_{PWM} \approx 1 / (29500 \times C) \cdots 150 pF or more f_{PWM} \approx 1 / (32000 \times C) \cdots 100 pF or more, less than 150 pF
```

The frequency is oscillated at about 225kHz when a capacitor of 150pF is connected.

The GND of a capacitor must be placed as close to the control block GND (GND pin) of the IC as possible to reduce influence of the output.

#### 7. Hall Effect Sensor Input Signals

The signal input of the amplitude of hysteresis of 42mV max or more is required in the Hall effect sensor inputs. Also, an input amplitude of over 100mVp-p is desirable in the Hall effect sensor inputs in view of influence of noise. If the output waveform (when the phase changes ) is distorted by noise, that noise must be excluded by inputting capacitors across the inputs.

## 8. FG Signal

The Hall signal of IN1 is used as the FG signal in the IC. If noise is a problem, the noise of the FG signal can be excluded by inserting a capacitor between the FGFIL pin and GND. But note that normal operation becomes impossible if the value of the capacitor is overlarge. Also, note that the trouble of noise occurs easily when the position of GND of the capacitor is incorrect.

#### 9. Constraint Protection Circuit

This IC has an on-chip constraint protection circuit to protect the IC and the motor in motor constraint mode. When the CSDSEL pin is set to the high level or open input, if the LD output remains high (unlocked statement) for a fixed period in the start state, this circuit operates. In the low level setting case, if the FG signal is not switched for a fixed period in the start state, this circuit operates. Also, the upper-side output transistor is turned off while the constraint protection circuit is operating. This time is set by the capacitance of the capacitor connected to the CSD pin.

The set time (in seconds) is  $102 \times C (\mu F)$ 

When a capacitor of 0.068µF is connected, the protection time becomes about 7.0 seconds.

The set time must be set well in advance for the motor start-up time. When the motor is decelerated by switching the clock frequency, this protection circuit is not operated. To release the constraint protection state, put the S/S pin into the start again after the stop state, or turn on the power supply again after the turn off state. The CSD pin has a function as the power-on reset pin also. If the CSD pin is connected to GND, the logic circuit goes to the reset state and the speed cannot be controlled.

Therefore, if the constraint protection circuit is not used, a resistor of about  $220k\Omega$  and a capacitor of about 4700pF must be connected in parallel between the CSD pin and GND.

## 10. Phase Lock Signal

## (1) Phase lock range

This IC has no the speed system counter. The speed error range in the phase lock state is indeterminable only by the characteristics of the IC. (because the accelerations of the change in FG frequency influences.)

When it is necessary to specify for the speed error as a motor, the value obtained while the motor is actually operating must be measured. Since the speed error is likely to occur when the acceleration of FG is larger, the speed error will be the largest when the IC goes into the lock state at motor start-up, or the unlock state by switching the clock.

## (2) Phase lock signal mask function

This function can mask the short lock signal that occurred by the hunting when it goes into the lock state. Therefore, the IC will be able to output the stable lock signal. But the mask time causes the delay of the lock signal output. The mask time is set by the capacitance of the capacitor connected between the CLD pin and GND.

The mask time (seconds) is  $1.8 \times C (\mu F)$ 

When a 0.1µF capacitor is connected, the mask time becomes about 180ms.

Set the enough mask time if it must be masked completely.

When there is no need for masking, the CLD pin must be left open.

#### 11. Power Supply Stabilization

Since this IC adopts the method of the switching drive for the application that flows large output current, the power supply line is relatively fluctuated. Therefore, the sufficient capacitors to stabilize the power supply voltage must be connected between the  $V_{CC}$  pin and GND as close to the pin as possible. The ground-side of the capacitors must be connected to the GND2 pin that is GND of the output circuit block. If it is impossible to connect a capacitor (electrolytic capacitor) near the pin, the ceramic capacitor of about  $0.1\mu F$  must be connected as close to the pin as possible.

Since the power supply line is more fluctuated when the diodes are inserted in the power supply line to prevent IC destruction due to the reverse connection of the power supply, choose even larger capacitors.

#### 12. VREG Stabilization

To stabilize the VREG voltage that is the power supply of the control circuit, connect a capacitor of  $0.1\mu F$  or more. The ground-side of the capacitor must be connected as close to the control block GND (GND pin) of the IC as possible.

#### 13. Error Amplifier

External components of the error amplifier block must be placed as close to the IC as possible to reduce influence of noise.

Also, these components must be placed as far as possible from the motor.

#### 14. Metal of IC's Backside

The heat radiation can be efficiently diffused by soldering the metal of IC's backside to the printed circuit board.

#### 15. SDCC (Speed Detection Current Control)

The SDCC function controls the current limiter value by sensing the motor speed.

When the rotation speed exceeds 95% of the target speed, this function decreases the current limiter value to 87.5% and reduces the acceleration of the motor. Therefore, it stabilizes the phase lock pull-in and improves the variance of the motor start-up time.

The SDCC function becomes as follows:

 $F/R = High \text{ or Open } \rightarrow Function \text{ ON}$  $F/R = Low \rightarrow Function \text{ OFF}$ 

Note: If the rotation direction of the motor does not match the selected state of SDCC, it is necessary to adapt by reversing the polarity terminal of the Hall bias.

### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LV8112VB-AH	SSOP44K (275mil) EP (Pb-Free / Halogen Free)	2000 / Tape & Reel

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent re

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: