

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



September 2015

FDMD85100 Dual N-Channel PowerTrench<sup>®</sup> MOSFET

## FDMD85100

### Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 100 V, 48A, 9.9 m $\Omega$ Q2: 100 V, 48A, 9.9 m $\Omega$

#### Features

Q1: N-Channel

- Max  $r_{DS(on)}$  = 9.9 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 10.4 A
- Max r<sub>DS(on)</sub> = 16.4 mΩ at V<sub>GS</sub> = 6 V, I<sub>D</sub> = 8 A

Q2: N-Channel

- Max r<sub>DS(on)</sub> = 9.9 mΩ at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 10.4 A
- Max  $r_{DS(on)}$  = 16.4 m $\Omega$  at V<sub>GS</sub> = 6 V, I<sub>D</sub> = 8 A
- Ideal for flexible layout in primary side of bridge topology
- Termination is Lead-free and RoHS Compliant
- 100% UIL tested
- Kelvin High Side MOSFET drive pin-out capability


# South P HAA

#### **General Description**

This device includes two 100V N-Channel MOSFETs in a dual Power (5 mm X 6 mm) package. HS source and LS Drain internally connected for half/full bridge, low source inductance package, low  $r_{DS(on)}/Qg$  FOM silicon.

#### Applications

- Synchronous Buck : Primary Switch of Half / Full Bridge Bonverter for Telecom
- Motor Bridge : Primary Switch of Half / Full Bridge Converter for BLDC Motor
- MV POL : 48V Synchronous Buck Switch
- Half/Full Bridge Secondary Synchronous Rectification



Power 5 x 6

MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted.

| Symbol                            | Parame   | ter                     |          | Q1                 | Q2                 | Units |
|-----------------------------------|--|-------------------------|----------|--------------------|--------------------|-------|
| V <sub>DS</sub>                   | Drain to Source Voltage                          |                         |          | 100                | 100                | V     |
| V <sub>GS</sub>                   | Gate to Source Voltage                           |                         |          | ±20                | ±20                | V     |
|                                   | Drain Current -Continuous                        | T <sub>C</sub> = 25 °C  | (Note 5) | 48                 | 48                 |       |
|                                   | -Continuous                                      | T <sub>C</sub> = 100 °C | (Note 5) | 30                 | 30                 | •     |
| D                                 | Drain Current -Continuous                        | T <sub>A</sub> = 25 °C  |          | 10.4 <sup>1a</sup> | 10.4 <sup>1b</sup> | A     |
|                                   | -Pulsed  |                         | (Note 4) | 261                | 261                |       |
| E <sub>AS</sub>                   | Single Pulse Avalanche Energy                    |                         | (Note 3) | 294                | 294                | mJ    |
| P <sub>D</sub>                    | Power Dissipation                                | T <sub>C</sub> = 25 °C  |          | 50                 | 50                 | w     |
|                                   | Power Dissipation                                | T <sub>A</sub> = 25 °C  |          | 2.2 <sup>1a</sup>  | 2.2 <sup>1b</sup>  | vv    |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |                         | -55 to   | +150               | °C                 |       |

#### **Thermal Characteristics**

| $R_{	ext{	heta}JC}$ | Thermal Resistance, Junction-to-Case    | 2.5              | 2.5              | °C/W |
|---------------------|---|------------------|------------------|------|
| $R_{	hetaJA}$       | Thermal Resistance, Junction-to-Ambient | 55 <sup>1a</sup> | 55 <sup>1b</sup> | C/VV |

#### Package Marking and Ordering Information

| Device Marking | Device    | Package     | Reel Size | Tape Width | Quantity   |
|----------------|-----------|-------------|-----------|------------|------------|
| FDMD85100      | FDMD85100 | Power 5 x 6 | 13 "      | 12 mm      | 3000 units |

| FDMD85100 Dual N         |
|--------------------------|
| Dual I                   |
| N-Channel                |
| PowerTrench <sup>®</sup> |
| MOSFET                   |

-----

| Symbol                                 | Parameter   | Test Conditions  | Туре     | Min.       | Тур.         | Max.         | Units |
|--|---|--|----------|------------|--------------|--------------|-------|
| Off Cha                                | racteristics  |  |          |            |              |              |       |
| BV <sub>DSS</sub>                      | Drain to Source Breakdown Voltage                           | $I_{D}$ = 250 $\mu$ A, V <sub>GS</sub> = 0 V   | Q1<br>Q2 | 100<br>100 |              |              | V     |
| $\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ | Breakdown Voltage Temperature<br>Coefficient                | $I_D$ = 250 µA, referenced to 25 °C  | Q1<br>Q2 |            | 72<br>70     |              | mV/°C |
| I <sub>DSS</sub>                       | Zero Gate Voltage Drain Current                             | V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V  | Q1<br>Q2 |            |              | 1<br>1       | μA    |
| I <sub>GSS</sub>                       | Gate to Source Leakage Current                              | V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V   | Q1<br>Q2 |            |              | ±100<br>±100 | nA    |
| On Char                                | acteristics   |  |          |            |              |              |       |
| V <sub>GS(th)</sub>                    | Gate to Source Threshold Voltage                            | $V_{GS} = V_{DS}, I_D = 250 \ \mu A$   | Q1<br>Q2 | 2.0<br>2.0 | 3.1<br>3.0   | 4.0<br>4.0   | V     |
| $\frac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage<br>Temperature Coefficient | $I_D$ = 250 µA, referenced to 25 °C  | Q1<br>Q2 |            | -11<br>-10   |              | mV/°C |
|  |   | $V_{GS} = 10 \text{ V}, \text{ I}_{D} = 10.4 \text{ A}$                                    | Q1       |            | 7.8<br>12.6  | 9.9<br>16.4  |       |
| <b>r</b>                               | Static Drain to Source On Resistance                        | $V_{GS} = 6 V$ , $I_D = 8 A$<br>$V_{GS} = 10 V$ , $I_D = 10.4 A$ , $T_J = 125 °C$          | QI       |            | 12.6         | 18.7         | mΩ    |
| r <sub>DS(on)</sub>                    |   | $V_{GS} = 10 \text{ V}, I_D = 10.4 \text{ A}$<br>$V_{GS} = 6 \text{ V}, I_D = 8 \text{ A}$ | Q2       |            | 7.8<br>12.9  | 9.9<br>16.4  |       |
|  |   | $V_{GS} = 10 \text{ V}, I_D = 10.4 \text{ A}, T_J = 125 ^{\circ}\text{C}$                  | QZ       |            | 14.6         | 18.6         |       |
| 9 <sub>FS</sub>                        | Forward Transconductance                                    | V <sub>DD</sub> = 5 V, I <sub>D</sub> = 10.4 A   | Q1<br>Q2 |            | 27<br>26     |              | S     |
| Dynami                                 | c Characteristics   |  |          |            |              |              |       |
| C <sub>iss</sub>                       | Input Capacitance   |  | Q1<br>Q2 |            | 1590<br>1485 | 2230<br>2080 | pF    |

**Electrical Characteristics**  $T_J$  = 25 °C unless otherwise noted.

| C <sub>iss</sub> | Input Capacitance            |  | Q1<br>Q2 |            | 1590<br>1485 | 2230<br>2080 | pF |
|------------------|------------------------------|--|----------|------------|--------------|--------------|----|
| C <sub>oss</sub> | Output Capacitance           | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V<br>f = 1 MHz | Q1<br>Q2 |            | 334<br>337   | 470<br>475   | pF |
| C <sub>rss</sub> | Reverse Transfer Capacitance |  | Q1<br>Q2 |            | 13<br>13     | 23<br>23     | pF |
| R <sub>g</sub>   | Gate Resistance              |  | Q1<br>Q2 | 0.1<br>0.1 | 1.5<br>1.3   | 3.8<br>3.3   | Ω  |


### **Switching Characteristics**

| t <sub>d(on)</sub>  | Turn-On Delay Time            |   |  | Q1<br>Q2 | 14<br>12.5 | 25<br>23 | ns |
|---------------------|-------------------------------|---|--|----------|------------|----------|----|
| t <sub>r</sub>      | Rise Time                     |   |  | Q1<br>Q2 | 5          | 10       | ns |
| '                   |                               | V <sub>DD</sub> = 50 V, I <sub>D</sub> = 10 |  |          | 5.6        | 11       |    |
|                     | Turn Off Dalay Time           | V <sub>GS</sub> = 10 V, R <sub>GEN</sub> :  | V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω     | Q1       | 19         | 30       |    |
| t <sub>d(off)</sub> | Turn-Off Delay Time           |   |  |          | 18         | 32       | ns |
|                     | E                             |   |  | Q1       | 4.2        | 10       |    |
| t <sub>f</sub>      | Fall Time                     |   |  | Q2       | 4.4        | 10       | ns |
| 0                   | Tatal Cata Charge             | $\gamma = 0 \gamma t_{0} 10 \gamma t_{0}$   |  | Q1       | 22         | 31       | nC |
| Q <sub>g(TOT)</sub> | Total Gate Charge             | $V_{GS}$ = 0 V to 10 V                      |  | Q2       | 21         | 29       | nc |
| <u> </u>            | Tatal Cata Channa             |   | _  | Q1       | 14         | 20       |    |
| Q <sub>g(TOT)</sub> | Total Gate Charge             | $V_{GS}$ = 0 V to 6 V                       |  | Q2       | 13.5       | 19       | nC |
| 0                   | O sta ta O sugar Oli sugar    |   | <sup>]</sup> V <sub>DD</sub> = 50 V, ID<br>=10.4 A | Q1       | 7.3        |          |    |
| Q <sub>gs</sub>     | Gate to Source Charge         |   | -10.4 A  | Q2       | 6.8        |          | nC |
| 0                   | Cata ta Drain "Millar" Charge |   |  | Q1       | 4.3        |          | ~0 |
| Q <sub>gd</sub>     | Gate to Drain "Miller" Charge |   |  | Q2       | 4.4        |          | nC |

| Symbol          | Parameter                               | Test Conditions                             |          | Туре | Min | Тур | Max | Units |
|-----------------|---|---|----------|------|-----|-----|-----|-------|
| Drain-S         | ource Diode Characteristics             |   |          |      |     |     |     |       |
| V <sub>SD</sub> | Source to Drain Diode Forward Voltage   | $V_{-2} = 0 V_{-1} = 10.4 $                 | (Note 2) | Q1   |     | 0.8 | 1.3 | V     |
| vsD             | Source to Drain Diode i of ward voltage | VGS - 0 V, IS - 10.4 A                      |          | Q2   |     | 0.8 | 1.3 | v     |
| V               | Source to Drain Diode Forward Voltage   | $V_{\rm ex} = 0 V_{\rm ex} = 2 \Lambda$     | (Note 2) | Q1   |     | 0.7 | 1.2 | V     |
| V <sub>SD</sub> | Source to Drain Diode I of ward voltage | V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A |          | Q2   |     | 0.7 | 1.2 |       |
| •               | Reverse Recovery Time                   |   |          | Q1   |     | 48  | 77  | ns    |
| Lrr             |   | 5   |          | Q2   |     | 47  | 75  | 115   |
| 0               | Reverse Recovery Charge                 | I <sub>F</sub> = 10.4 A, di/dt = 100 A/μs   |          | Q1   |     | 53  | 85  | nC    |
| Q <sub>rr</sub> | Reverse Recovery Charge                 |   |          | Q2   |     | 51  | 82  |       |


NOTES:

1.  $R_{8JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{8CA}$  is determined by the user's board design.




FDMD85100 Dual N-Channel PowerTrench<sup>®</sup> MOSFET

FDMD85100 Dual N-Channel PowerTrench<sup>®</sup> MOSFET



## ©2015 Fairchild Semiconductor Corporation FDMD85100 Rev.1.2



FDMD85100 Dual N-Channel PowerTrench<sup>®</sup> MOSFET

10

8

6

4

2

0

100

AVALANCHE CURRENT (A)

AS,

1000

<sub>0</sub>, DRAIN CURRENT (A) 1 001

ف

0.1


0.01 └─ 0.1


10

1

0


V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V)







## ©2015 Fairchild Semiconductor Corporation FDMD85100 Rev.1.2











ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly ori indirectly, any claim of personal injury or death

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: FDMD85100