



ON Semiconductor®

FDD9410-F085

N-Channel Power Trench® MOSFET


40 V, 50 A, 4.1 mΩ

Features

- Typ $r_{DS(on)}$ = 3.5 mΩ at V_{GS} = 10V, I_D = 50 A
- Typ $Q_{g(tot)}$ = 23.5 nC at V_{GS} = 10V, I_D = 50 A
- UIS Capability
- RoHS Compliant
- Qualified to AEC Q101

Applications

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Integrated Starter/alternator
- Primary Switch for 12V Systems



MOSFET Maximum Ratings $T_J = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Ratings | Units |
|-----------------|---|--------------|---------------------|
| V_{DSS} | Drain to Source Voltage | 40 | V |
| V_{GS} | Gate to Source Voltage | ±20 | V |
| I_D | Drain Current - Continuous ($V_{GS}=10$) (Note 1) | 50 | A |
| | Pulsed Drain Current | See Figure4 | |
| E_{AS} | Single Pulse Avalanche Energy (Note 2) | 40 | mJ |
| P_D | Power Dissipation | 75 | W |
| | Derate Above 25°C | 0.5 | W/ $^\circ\text{C}$ |
| T_J, T_{STG} | Operating and Storage Temperature | -55 to + 175 | $^\circ\text{C}$ |
| $R_{\theta JC}$ | Thermal Resistance Junction to Case | 2 | $^\circ\text{C/W}$ |
| $R_{\theta JA}$ | Maximum Thermal Resistance Junction to Ambient (Note 3) | 52 | $^\circ\text{C/W}$ |

Package Marking and Ordering Information

| Device Marking | Device | Package | Reel Size | Tape Width | Quantity |
|----------------|--------------|---------------|-----------|------------|------------|
| FDD9410 | FDD9410-F085 | D-PAK(TO-252) | 13" | 12mm | 2500 units |

Notes:

- 1: Current is limited by bondwire configuration.
- 2: Starting $T_J = 25^\circ\text{C}$, $L = 50\mu\text{H}$, $I_{AS} = 40\text{A}$, $V_{DD} = 40\text{V}$ during inductor charging and $V_{DD} = 0\text{V}$ during time in avalanche.
- 3: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

FDD9410-F085 N-Channel Power Trench® MOSFET

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|--------|-----------|-----------------|-----|-----|-----|-------|
|--------|-----------|-----------------|-----|-----|-----|-------|

Off Characteristics

| | | | | | | |
|--------------|-----------------------------------|--|----|---|-----------|---------------|
| $B_{V_{DS}}$ | Drain to Source Breakdown Voltage | $I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$ | 40 | - | - | V |
| I_{DSS} | Drain to Source Leakage Current | $V_{DS} = 40\text{V}$, $T_J = 25^\circ\text{C}$ $V_{GS} = 0\text{V}$, $T_J = 175^\circ\text{C}(\text{Note } 4)$ | - | - | 1 | μA |
| I_{GSS} | Gate to Source Leakage Current | $V_{GS} = \pm 20\text{V}$ | - | - | ± 100 | nA |

On Characteristics

| | | | | | | |
|--------------|----------------------------------|--|-----|-----|-----|------------------|
| $V_{GS(th)}$ | Gate to Source Threshold Voltage | $V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$ | 2.0 | 3.0 | 4.0 | V |
| $r_{DS(on)}$ | Drain to Source On Resistance | $I_D = 50\text{A}$, $T_J = 25^\circ\text{C}$ $V_{GS} = 10\text{V}$, $T_J = 175^\circ\text{C}(\text{Note } 4)$ | - | 3.5 | 4.1 | $\text{m}\Omega$ |
| | | | - | 6.1 | 7.1 | $\text{m}\Omega$ |

Dynamic Characteristics

| | | | | | | | |
|---------------------|-------------------------------|--|---|------|------|------|----|
| C _{iss} | Input Capacitance | V _{DS} = 25V, V _{GS} = 0V, f = 1MHz | - | 1715 | - | pF | |
| C _{oss} | Output Capacitance | | - | 453 | - | pF | |
| C _{rss} | Reverse Transfer Capacitance | | - | 28 | - | pF | |
| R _g | Gate Resistance | f = 1MHz | - | 2.3 | - | Ω | |
| Q _{g(ToT)} | Total Gate Charge at 10V | V _{GS} = 0 to 10V | V _{DD} = 20V I _D = 50A | - | 23.5 | 34.5 | nC |
| Q _{g(th)} | Threshold Gate Charge | V _{GS} = 0 to 2V | | - | 3.2 | 4 | nC |
| Q _{gs} | Gate to Source Gate Charge | | | - | 9.6 | - | nC |
| Q _{gd} | Gate to Drain “Miller” Charge | | | - | 4.4 | - | nC |

Switching Characteristics

| | | | | | | |
|--------------|---------------------|---|---|----|----|----|
| t_{on} | Turn-On Time | $V_{DD} = 20\text{V}$, $I_D = 50\text{A}$, $V_{GS} = 10\text{V}$, $R_{GEN} = 6\Omega$ | - | - | 38 | ns |
| $t_{d(on)}$ | Turn-On Delay Time | | - | 12 | - | ns |
| t_r | Rise Time | | - | 12 | - | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | - | 20 | - | ns |
| t_f | Fall Time | | - | 9 | - | ns |
| t_{off} | Turn-Off Time | | - | - | 45 | ns |

Drain-Source Diode Characteristics

| | | | | | | |
|----------|-------------------------------|---|---|------|------|----|
| V_{SD} | Source to Drain Diode Voltage | $I_{SD} = 50\text{A}$, $V_{GS} = 0\text{V}$ | - | - | 1.25 | V |
| | | $I_{SD} = 25\text{A}$, $V_{GS} = 0\text{V}$ | - | - | 1.2 | V |
| T_{rr} | Reverse Recovery Time | $I_F = 50\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$ | - | 44 | 58 | ns |
| Q_{rr} | Reverse Recovery Charge | $V_{DD} = 32\text{V}$ | - | 31.5 | 41 | nC |

Note:

4: The maximum value is specified by design at $T_J = 175^\circ\text{C}$. Product is not tested to this condition in production.

Typical Characteristics




Figure 1. Normalized Power Dissipation vs. Case Temperature




Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to On Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

Typical Characteristics




Figure 11. $R_{DS(on)}$ vs. Gate Voltage




Figure 12. Normalized $R_{DS(on)}$ vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 16. Gate Charge vs. Gate to Source Voltage

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor:](#)

[FDD9410-F085](#)