74LCXR162245 Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and 26 Ω Series

June 2005 Revised August 2024

74LCXR162245

Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and 26 Ω Series Resistors in the Outputs

General Description

The LCXR162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The $\overline{\rm OE}$ inputs disable both the A and B ports by placing them in a high impedance state.

In addition, all A and B outputs include equivalent 26Ω (nominal) series resistors to reduce overshoot and undershoot and are designed to sink/source up to 12 mA at $V_{CC}=3.0V.$

The LCXR162245 is fabricated with an advance technology to achieve high speed operation in the interpretation in the interpretation

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provide
- A and B side outputs have equil lent 2t series resistors
- 5.3 ns t_{PD} max $(V_{CC} = 3V)$ $J \mu A$ I nax
- Power down high in reda e in rus and outputs
- Supports Five . `ertion, 'ithic awal (Note :)
- Flow throu pin it
- Imple orietary noise/EMI reduction circuitry
- L. h-u performance exceeds 50% nA
- ESL entormance:

Human son model > 2000V

Machina model > 200V


Note λ : to ensure the high-impedance state during power up or down $\overline{\text{OE}}$ should be tied to t_{CC} hrough a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Cod' ...

Order Number	Package umber	Package Description
74LCXR16 _451. A	IVIS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide IRALL
74LCXR162. 5M' \(\)		48-Lead Smair Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
74LCXR162245M1D		18 Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]
74LCXR162245MTX		48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

De rices also available in Tape and Reel. Specify by appending the suffix letter "x" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input
T/\overline{R}_n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs

© 2005 Fairchild Semiconductor Corporation

DS500052

www.fairchildsemi.com

Connection Diagram

⊺/R₁ —	1	\bigcirc	48	— <u>ōe</u> ₁
			47	
в _о —	2			— A ₀
В ₁ —	3		46	— A ₁
GND —	4		45	— GND
в ₂ —	5		44	— A ₂
вз —	6		43	— A ₃
v _{cc} —	7		42	— v _{cc}
В ₄ —	8		41	— A ₄
В ₅ —	9		40	— А ₅
GND -	10		39	— GND
В ₆ —	11		38	— A ₆
В ₇ —	12		37	— A ₇
В ₈ —	13		36	— A ₈
В ₉ —	14		35	— A ₉
GND -	15		34	— GND
B ₁₀ —	16		33	— A ₁₀
В _{1 1} —	17		32	— A _{1 1}
v _{cc} —	18		31	— v _{cc}
B ₁₂ —	19		30	— A ₁₂
В ₁₃ —	20		29	— A _{1 3}
GND -	21		28	— GND
В ₁₄ —	22		27	- A
B ₁₅ —	23		25	- A ₁₅
τ/R ₂ —	24		25	
.,2				


Truth Tables

Inputs		Outputs
OE₁ T/R₁		
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
Н	Х	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇ (Note 2)

Inputs		Outputs		
OE ₂	T/R ₂			
L	L	Bus B ₈ -B ₁₅ Data to Bus A ₈ -A ₁₅		
L	Н	Bus A ₈ -A ₁₅ Date to Bus B ₈ -B ₁₅		
Н	Х	HIGH Z State n A ₈ -, 5, B ₈ -B ₁₅ (Note 2)		

Note 2: A and B port inputs still activ

Logic Diagram



Absolute Maximum Ratings(Note 3) Parameter Units Symbol Value Conditions ٧ -0.5 to +7.0 Supply Voltage V_{CC} ٧ DC Input Voltage -0.5 to +7.0 V_{I} DC Output Voltage -0.5 to +7.0 Output in 3-STATE Vo ٧ -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 4) DC Input Diode Current -50 $V_I < GND$ mΑ I_{IK} V_O < GND DC Output Diode Current -50 I_{OK} mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ I_{O} I_{CC} DC Supply Current per Supply Pin ±100 mΑ I_{GND} DC Ground Current per Ground Pin ±100 mΑ Storage Temperature -65 to +150 ۰С

Recommended Operating Conditions (Note 5)

Symbol	Parameter	،vlax	Units
V _{CC}	Supply Voltage Ope ting 2.0 Dat Reten. 1 7.5	3.6	V
VI	Input Voltage 0	5.5	V
Vo	Output Voltage OW state 3-STATE 0	V _{CC} 5.5	V
I _{OH} /I _{OL}	Output Current $ \begin{array}{c c} V_{CC}=3.0 \ / -3.6 V \\ V_{CC}=2.7 \ / -3.0 \ / \\ V_{CC}=2.3 \ / -2.7 V \\ \end{array} $	±8 ±4	mA
T _A	Free-Air Operating Temperatu -40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V$. $0V$, $V_{C} = 3.JV$ 0	10	ns/V

Note 3: The Absolute Maximum Rating at these limits. The parametric values mended Operating Conditions" " a wi wi affine the onditions of a stual device operation.

Note 4: I_O Absolute Maxim Rating mus erved

 $\mathsf{T}_{\mathsf{STG}}$

DC F'actional Characteristics

Symbol	Parai, ieter Condi	Conditions	v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Cymbol		Conditions	(V)	Min	Max	Units
V _{IH}	HIG 1 Level Input Voltage		2.3 – 2.7	1.7		V
	O' PI		2.7 - 3.6	2.0		1 °
V _{IL}	LOW Level Input Volia je		2.3 – 2.7		0.7	V
KKI,			2.7 - 3.6		0.8	l '
Vон	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.8		
		$I_{OH} = -4 \text{ mA}$	2.7	2.2		V
		I _{OH} = -6 mA	3.0	2.4		T *
		$I_{OH} = -8 \text{ mA}$	2.7	2.0		1
		I _{OH} = -12 mA	3.0	2.0		
√ _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 4 mA	2.3		0.6	
		I _{OL} = 4 mA	2.7		0.4	v
		I _{OL} = 6 mA	3.0		0.55	T *
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3.0		0.8	1
I	Input Leakage Current	$0 \leq V_I \leq 5.5V$	2.3 - 3.6		±5.0	μА
OZ	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	
		$V_I = V_{IH}$ or V_{IL}				μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°	C to +85°C	Units
Cyllibol	r arameter	Conditions	(V)	Min	Max	Oilles
I _{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μА
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3 – 3.6		20	цА
		$3.6V \le V_1, V_0 \le 5.5V \text{ (Note 6)}$	2.3 – 3.6		±20	μΛ
Δl _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} -0.6V	2.3 – 3.6		500	μΑ

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500 \Omega$						
Symbol	Parameter	V _{CC} = 3.	3V ± 0.3V	V _{CC}	= 2.7V	V _{CC} = 2.	.5V ± 0.2	Units
Зуппоот	Faiametei	C _L =	50 pF	C _L =	50 pF	Cı =	30 pF	Ullis
		Min	Max	Min	Max	Min	Max	CP.
t _{PHL}	Propagation Delay	1.5	5.3	1.5	6.0	1.5	6.4	7/-
t _{PLH}	A _n to B _n or B _n to A _n	1.5	5.3	1.5	0		6,4	ns
t _{PZL}	Output Enable Time	1.5	7.3	1.5	ε .	1.5	9.5	ns
t_{PZH}		1.5	7.3	1	8.0	1,5	9.5	115
t _{PLZ}	Output Disable Time	1.5	6.4	1.5	9	1.5	7.7	ns
t _{PHZ}		1.5	6.4	5	6.9	1.5	7.7	115
toshl	Output to Output Skew (Note 7)		0,		\(O\)	100	12	ns
toslh			1.		(Y	611	$O_{I_{\mathcal{A}}}$	115

Note 7: Skew is defined as the absolute value of the difference 'stween actual pagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction either F. Ho-LOW (to Ship) or LOW-to-High (to Ship) Parameter guaranteed by design.

Dynamic Switching Characteristics is

Symbol	Par ar Conditions	v _{cc} (v)	T _A = 25°C	Units
V _{OLP}	Quiet Output Dyn. ic Peak OL CL = 50 pf : VIH = 3.3V VIL = 0V	3.3	0.35	V
	$C_{L} = 30 \text{ pF}, V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$	2.5	0.25	V
V _{OLV}	Q t O_{c} nic Valley V_{OL} O_{L} O_{L	3.3	-0.35	V
	$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.25	V

Ca, acit nce

Symbol	Paranieter	Conditions	Typical	Units
C _{IN}	Input Capacitance	V _{CC} = Open, V _I = 0V or V _{CC}	7	pF
C _{I/O}	nput/Output Capacitan :e	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
CPL	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 ± 0.3V V_{CC} x 2 at V_{CC} = 2.5 ± 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-5. E Owput High Ensole and Disable Times to Logic



Propagation ι lay Pulse Witth and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_R = t_F = 3ns$)

Symbol	V _{CC}		
	3.3V ± 0.3V	2.7V	2.5V ± 0.2V
V_{mi}	1.5V	1.5V	V _{CC} /2
V_{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V_y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V



Resistors in the Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYF -B-99. 3.20 8.10 50. O.2 C B A ALL LEAD TIPS PIN #1 IDENT. O.1 C ALL LEAD TIPS 0.50 0.17-0.27 **⊕** 0.13**®** 12.0 Y TOP & BOTTOM LIMETER DIMENSION GAGE PLANE 0.25 NOTE JEDEC REGISTRATION SEATING PLANE ARE IN MULIMETERS. ENSIGNS ARE EXTRUSIVE OF PURKS, MOLD TEASH AND THE BAR EXTRUSIONS. DIMENSIONS AND TOLE (ANCE) DETAIL A

48-Lea 1 วิทีเก Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

MID48REVO

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

74LCXR162245MTX 74LCXR162245MTD 74LCXR162245MEX 74LCXR162245MEA