

# NVC6S5A354PLZ

## Power MOSFET

–60V, 100mΩ, –4A, P-Channel



ON Semiconductor®

www.onsemi.com

This Power MOSFET is produced using ON Semiconductor's trench technology, which is specifically designed to minimize gate charge and low on resistance. This device is suitable for applications with low gate charge driving or low on resistance requirements.

### Features

- 4V drive
- High ESD protection
- Low On-Resistance
- Pb-Free, Halogen Free and RoHS compliance

### Typical Applications

- Reverse Battery Protection
- High Side Load Switch

### SPECIFICATIONS

ABSOLUTE MAXIMUM RATING at Ta = 25°C (Note 1)

| Parameter                                           | Symbol   | Value       | Unit |
|-----------------------------------------------------|----------|-------------|------|
| Drain to Source Voltage                             | VDSS     | –60         | V    |
| Gate to Source Voltage                              | VGSS     | ±20         | V    |
| Drain Current (DC) (Note 2)                         | ID       | –4          | A    |
| Drain Current (DC) (Note 3)                         | ID       | –3          | A    |
| Drain Current (Pulse)<br>PW ≤ 10μs, duty cycle ≤ 1% | IDP      | –16         | A    |
| Power Dissipation<br>Ta=25°C(Note 2)                | PD       | 1.9         | W    |
| Power Dissipation<br>Ta=25°C(Note 3)                |          | 0.9         | W    |
| Junction Temperature and<br>Storage Temperature     | Tj, Tstg | –55 to +175 | °C   |

Note 1 : Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE RATINGS


| Parameter           | Symbol | Value | Unit |
|---------------------|--------|-------|------|
| Junction to Ambient | RθJA   | 78.1  | °C/W |
|                     |        | 160   | °C/W |

Note 2 : Surface mounted on ceramic substrate(1500mm² × 0.8mm).



Note 3 : Surface mounted on FR4 board using a 92mm², 1 oz. Cu pad.

| VDSS | RDS(on) Max  | ID Max |
|------|--------------|--------|
| –60V | 100mΩ@ –10V  | –4A    |
|      | 135mΩ@ –4.5V |        |
|      | 145mΩ@ –4.0V |        |

### ELECTRICAL CONNECTION P-Channel



### MARKING



### ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.


# NVC6S5A354PLZ

## ELECTRICAL CHARACTERISTICS at Ta = 25°C (Note 4)









| Parameter                                  | Symbol              | Conditions                                                        | Value |       |      | Unit |
|--------------------------------------------|---------------------|-------------------------------------------------------------------|-------|-------|------|------|
|                                            |                     |                                                                   | min   | typ   | max  |      |
| Drain to Source Breakdown Voltage          | V(BR)DSS            | I <sub>D</sub> =-1mA, V <sub>GS</sub> =0V                         | -60   |       |      | V    |
| Zero-Gate Voltage Drain Current            | I <sub>DSS</sub>    | V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V                        |       |       | -1   | μA   |
| Gate to Source Leakage Current             | I <sub>GSS</sub>    | V <sub>GS</sub> =±16V, V <sub>DS</sub> =0V                        |       |       | ±10  | μA   |
| Gate Threshold Voltage                     | V <sub>GS(th)</sub> | V <sub>DS</sub> =-10V, I <sub>D</sub> =-1mA                       | -1.2  |       | -2.6 | V    |
| Forward Transconductance                   | g <sub>FS</sub>     | V <sub>DS</sub> =-10V, I <sub>D</sub> =-2A                        |       | 4.8   |      | S    |
| Static Drain to Source On-State Resistance | R <sub>DS(on)</sub> | I <sub>D</sub> =-2A, V <sub>GS</sub> =-10V                        |       | 77    | 100  | mΩ   |
|                                            |                     | I <sub>D</sub> =-1A, V <sub>GS</sub> =-4.5V                       |       | 96    | 135  | mΩ   |
|                                            |                     | I <sub>D</sub> =-1A, V <sub>GS</sub> =-4V                         |       | 103   | 145  | mΩ   |
| Input Capacitance                          | C <sub>iss</sub>    | V <sub>DS</sub> =-20V, f=1MHz                                     |       | 600   |      | pF   |
| Output Capacitance                         | C <sub>oss</sub>    |                                                                   |       | 60    |      | pF   |
| Reverse Transfer Capacitance               | C <sub>rss</sub>    |                                                                   |       | 50    |      | pF   |
| Turn-ON Delay Time                         | t <sub>d(on)</sub>  | See Fig. 1                                                        |       | 5.8   |      | ns   |
| Rise Time                                  | t <sub>r</sub>      |                                                                   |       | 12    |      | ns   |
| Turn-OFF Delay Time                        | t <sub>d(off)</sub> |                                                                   |       | 78    |      | ns   |
| Fall Time                                  | t <sub>f</sub>      |                                                                   |       | 40    |      | ns   |
| Total Gate Charge                          | Q <sub>g</sub>      | V <sub>DS</sub> =-30V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-4A |       | 14    |      | nC   |
| Gate to Source Charge                      | Q <sub>gs</sub>     |                                                                   |       | 1.6   |      | nC   |
| Gate to Drain "Miller" Charge              | Q <sub>gd</sub>     |                                                                   |       | 3.4   |      | nC   |
| Forward Diode Voltage                      | V <sub>SD</sub>     | I <sub>S</sub> =-4A, V <sub>GS</sub> =0V                          |       | -0.84 | -1.2 | V    |

Note 4 : Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted.  
Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.





**Fig.1 Switching Time Test Circuit**



# NVC6S5A354PLZ



# NVC6S5A354PLZ



**NVC6S5A354PLZ**


## PACKAGE DIMENSIONS

unit : mm


## CPH6

CASE 318BD


ISSUE 0



\*1: Lot indication



### Recommended Soldering Footprint



- 1 : Drain  
2 : Drain  
3 : Gate  
4 : Source  
5 : Drain  
6 : Drain

## NVC6S5A354PLZ

### ORDERING INFORMATION

| Device           | Marking | Package                          | Shipping (Qty / Packing) |
|------------------|---------|----------------------------------|--------------------------|
| NVC6S5A354PLZT1G | XE      | CPH6<br>(Pb-Free / Halogen Free) | 3,000 / Tape & Reel      |

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. [http://www.onsemi.com/pub\\_link/Collateral/BRD8011-D.PDF](http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF)

Note on usage : Since the NVC6S5A354PLZ is a MOSFET product, please avoid using this device in the vicinity of highly charged objects.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[onsemi:](#)

[NVC6S5A354PLZT1G](#)