

# MOSFET - Power, Single N-Channel, DUAL COOL<sup>®</sup> 80 V, 10 m $\Omega$ , 61 A

### NTMFSC011N08M7

#### **Features**

- DUAL COOL Top Side Cooling PQFN Package
- Max  $r_{DS(on)} = 10 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$
- High Performance Technology for Extremely Low r<sub>DS(on)</sub>
- 100% UIL Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	80	V
Gate-to-Source Voltage	Э		V <sub>GS</sub>	±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	61	Α
Current R <sub>θJC</sub> (Notes 1, 3)	State	T <sub>C</sub> = 100°C		38.6	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	78.1	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		31.2	
Continuous Drain	Steady T <sub>A</sub> = 25°C		I <sub>D</sub>	12.5	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)	State	T <sub>A</sub> = 100°C		7.9	
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	3.3	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		1.3	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	180	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Source Current (Body Diode)			I <sub>S</sub>	61	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 3.9 A)			E <sub>AS</sub>	640	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 1 in<sup>2</sup> pad size, 1 oz Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
80 V	10 mΩ @ 10 V	61 A


#### **N-Channel MOSFET**





DFN8 5x6 (Dual Cool 56) CASE 506EG

#### **MARKING DIAGRAM**



3H = Specific Device Code A = Assembly Location

Y = Year W = Work Week

Z = Assembly Lot Code

#### **ORDERING INFORMATION**

Device	Package	Shipping
NTMFSC011N08M7	DFN8 (Pb-Free)	3000 / Tape & Reel

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•			•		
Drain to Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 29	50 μΑ	80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				49		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V	T <sub>J</sub> = 25°C			10	μΑ
			T <sub>J</sub> = 125°C			100	-
Zero Gate Voltage Drain Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = :	± 20 V			±100	nA
ON CHARACTERISTICS (Note 4)		-					
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1$	20 μΑ	2.5	3.3	4.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-9		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A		7.6	10	mΩ
Forward Transconductance	gFS	V <sub>DS</sub> = 5 V	I <sub>D</sub> = 10 A		21.5	40	S
CHARGES, CAPACITANCES & GATE	RESISTANCE	-					
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz	V <sub>DS</sub> = 0 V V <sub>DS</sub> = 40 V		2373		pF
	C <sub>iss</sub>			2080	2700		
Output Capacitance	C <sub>oss</sub>				286	430	-
Reverse Transfer Capacitance	C <sub>rss</sub>				11	17	
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 0.5 V, f = 1MHz			1	2	Ω
Threshold Gate Charge	Q <sub>g(th)</sub>	V <sub>GS</sub> = 0 to 2 V	V <sub>GS</sub> = 10 V,		4.3		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 0 to 10 V	$V_{DS} = 40 \text{ V};$ $I_{D} = 10 \text{ A}$		29.3	38	-
Gate to Source Gate Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 0 to 10 V			11.8		-
Gate to Drain "Miller" Charge	Q <sub>gd</sub>				4.3		-
Plateau Voltage	$V_{GP}$				5.5		V
Output Charge	Q <sub>oss</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			26		nC
SWITCHING CHARACTERISTICS (Note	e 5)						
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 40 V, I <sub>D</sub> =	10 A,		14		ns
Turn-On Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V, R}_{GEN}$	= 6 Ω		6		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				27		ns
Turn-Off Fall Time	t <sub>f</sub>	1			6		ns
DRAIN - SOURCE DIODE CHARACTE	RISTICS						
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 10 A, V <sub>GS</sub> :	= 0 V		0.82	1.2	V
Reverse Recovery Time	T <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{SD}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			41	50	ns
Charge Time	ta				24.6		
Discharge Time	t <sub>b</sub>				16.1		
Reverse Recovery Charge	Q <sub>RR</sub>				45	58	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperatures.

#### THERMAL CHARACTERISTICS

Symbol	Parameter		Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Top Source)	1.6	
$R_{ heta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	3.0	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	0000
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

 R<sub>θJA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>θJA</sub> is guaranteed by design while R<sub>CA</sub> is determined by the user's board design.



a) 38°C/W when mounted on a 1 in2 pad of 2 oz copper.



b) 81°C/W when mounted on a minimum pad of 2 oz copper.

- c) Still air, 20.9·10.4·12.7 mm Aluminum Heat Sink, 1 in2 pad of 2 oz copper
- d) Still air, 20.9 10.4 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e) Still air, 45.2-41.4-11.7 mm Aavid Thermalloy Part # 10–L41B–11 Heat Sink, 1 in2 pad of 2 oz copper
- f) Still air, 45.2-41.4-11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g) .200FPM Airflow, No Heat Sink, 1 in2 pad of 2 oz copper
- h) .200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i) .200FPM Airflow, 20.9 10.4 12.7 mm Aluminum Heat Sink, 1 in2 pad of 2 oz copper
- j) .200FPM Airflow, 20.9 10.4 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k) .200FPM Airflow, 45.2.41.4.11.7 mm Aavid Thermalloy Part # 10 L41B 11 Heat Sink, 1 in2 pad of 2 oz copper
- l) .200FPM Airflow, 45.2 41.4 11.7 mm Aavid Thermalloy Part # 10 L41B 11 Heat Sink, minimum pad of 2 oz copper
- 7. Pulse Test: Pulse Width < 300 \_s, Duty cycle < 2.0%.

#### **TYPICAL CHARACTERISTICS**




Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12.  $I_{\mbox{\scriptsize PEAK}}$  vs. Time in Avalanche

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response


DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




## DFN8 5x6.15, 1.27P, DUAL COOL

CASE 506EG ISSUE D

**DATE 25 AUG 2020** 







#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

FRONT VIEW SEE DETAIL "B"	// 0.10 C   	A2	Θ A1 C	SEATING PLANE
		DETAIL "B"		
0.4000		CCALE, 2.4		






**BOTTOM VIEW** 



\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

D <b>i</b> M	MILL <b>I</b> METERS			
Diivi	MIN.	NOM.	MAX.	
Α	0.85	0.90	0.95	
A1	-	-	0.05	
A2	-	-	0.05	
b	0.31	0.41	0.51	
b1	0.21	0.31	0.41	
С	0.20	0.25	0.30	
D	4.90	5.00	5.10	
D1	4.80	4.90	5.00	
D2	3.67	3.82	3.97	
D3		2.60 RE	F	
D4		0.86 REI	F	
Е	6.05	6.15	6,25	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3	;	3.30 REF	-	
E4	(	0.50 REF	•	
E5	Ú	0.34 REF	:	
E6	0.30 REF			
E7	0.52 REF			
е	1.27 BSC			
1/2e	0.635 BSC			
K	1.30	1.40	1.50	
L	0.56	0.66	0.76	
L1	0.52	0.62	0.72	
А	0°		12°	

# MARKING DIAGRAM\*



XXXX = Specific Device Code

= Assembly Location

= Year

WW = Work Week

ZZ = Assembly Lot Code \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL COOL		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NTMFSC011N08M7