# MOSFET – Power, Dual, N-Channel with Integrated Schottky, SO8FL

# 30 V, High Side 18 A / Low Side 23 A

#### **Features**

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**


- DC-DC Converters
- System Voltage Rails
- Point of Load




#### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
Q1 Top FET	6.5 mΩ @ 10 V	10 /
30 V	10 mΩ @ 4.5 V	18 A
Q2 Bottom	4.1 mΩ @ 10 V	23 A
FET 30 V	6.2 mΩ @ 4.5 V	23 A



#### **PIN CONNECTIONS**



#### MARKING DIAGRAM



DFN8 CASE 506BX



4902NF = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V <sub>DSS</sub>	30	V		
Drain-to-Source Voltage	Q2					
Gate-to-Source Voltage	Q1	V <sub>GS</sub>	±20	V		
Gate-to-Source Voltage	Q2					
Continuous Drain Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 25°C	Q1	I <sub>D</sub>	13.5	
		T <sub>A</sub> = 85°C			9.7	1 .
		T <sub>A</sub> = 25°C	Q2		17.5	A
		T <sub>A</sub> = 85°C			12.6	
Power Dissipation	T <sub>A</sub> = 25°C	Q1	P <sub>D</sub>	1.90	W	
RθJA (Note 1)			Q2		1.99	
Continuous Drain Current $R_{\theta JA} \le 10 \text{ s (Note 1)}$		T <sub>A</sub> = 25°C	Q1	I <sub>D</sub>	18.2	
		T <sub>A</sub> = 85°C			13.1	1
	Steady	T <sub>A</sub> = 25°C	Q2		23	A
	State	T <sub>A</sub> = 85°C	1		16.6	1
Power Dissipation		T <sub>A</sub> = 25°C	Q1	P <sub>D</sub>	3.45	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$			Q2		3.45	
Continuous Drain Current		T <sub>A</sub> = 25°C	Q1	I <sub>D</sub>	10.3	
R <sub>θJA</sub> (Note 2)		T <sub>A</sub> = 85°C	1		7.4	1 .
		T <sub>A</sub> = 25°C	Q2		13.3	A
		T <sub>A</sub> = 85°C	1		9.6	
Power Dissipation		T <sub>A</sub> = 25 °C	Q1	$P_{D}$	1.10	W
R <sub>θJA</sub> (Note 2)			Q2		1.16	
Pulsed Drain Current		TA = 25°C	Q1	I <sub>DM</sub>	60	Α
		tp = 10 μs	Q2		80	
Operating Junction and Storage Temperature		•	Q1	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
			Q2			
Source Current (Body Diode)			Q1	I <sub>S</sub>	3.4	Α
			Q2		4.9	1
Drain to Source dV/dt				dV/dt	6.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T		24 A	Q1	EAS	28.8	mJ
$V_{DD} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_L = XX A_{pk}, L = 0.1 \text{ mH}, R_0$	$_{\rm G}$ = 25 $\Omega$ )	27 A	Q2	EAS	36.5	1
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm<sup>2</sup>.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{\theta JA}$	65.9	
	Q2		62.8	
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{\theta JA}$	113.2	0000
	Q2		108	°C/W
Junction-to-Ambient - (t ≤ 10 s) (Note 3)	Q1	$R_{\theta JA}$	36.2	
	Q2		36.2	]

- 3. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
- 4. Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm<sup>2</sup>.

#### FLECTRICAL CHARACTERISTICS (T. = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Co	ondition	Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Break-	Q1	V <sub>(BR)DSS</sub>	$V_{(BR)DSS}$ $V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V, I}_{D} = 1.0 m\text{A}$		30			V
down Voltage	Q2				30			
Drain-to-Source Break-	Q1	V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub>			18		mV /
down Voltage Temperature Coefficient	Q2	T <sub>J</sub>				15		°C
Zero Gate Voltage Drain	Q1	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1	μΑ
Current			$V_{DS} = 24 V$	T <sub>J</sub> = 125°C			10	1
	Q2		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C			500	
Gate-to-Source Leakage	Q1	I <sub>GSS</sub>	V <sub>GS</sub> = 0 V, V	VDS = ±20 V			±100	nA
Current	Q2						±100	1
ON CHARACTERISTICS (Not	e 5)				•	•		
Gate Threshold Voltage	Q1	V <sub>GS(TH)</sub>	$V_{GS}$ = VDS, $I_D$ = 250 $\mu$ A		1.2		2.2	V
	Q2				1.2		2.2	1
Negative Threshold Temper-	Q1	V <sub>GS(TH)</sub> /				4.5		mV /
ature Coefficient	Q2	TJ				4.0		°C
Drain-to-Source On Resist-	Q1	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A		5.2	6.5	
ance			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 10 A		8.0	10	0
	Q2		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A		3.3	4.1	mΩ
			V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 15 A		5.0	6.2	
Forward Transconductance	Q1	9FS	V <sub>DS</sub> = 1.5	V, I <sub>D</sub> = 10 A		28		S
	Q2					35		
CHARGES, CAPACITANCES	& GATE	RESISTANCE	E					
land Canaditana	Q1	0				1150		
Input Capacitance	Q2	C <sub>ISS</sub>				1590		]
O. to . t Connections	Q1		C <sub>OSS</sub> V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 18			360		
Output Capacitance	Q2	Coss				813		pF
Deveres Consolitance	Q1					105		1
Reverse Capacitance	Q2	Q2 C <sub>RSS</sub>				83		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.

83

- 6. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

CHARGES, CAPACITANCES & GATE RESISTANCE           Total Gate Charge         Ω1 / Ω2	Parameter	FET	Symbol	Test Co	ondition	Min	Тур	Max	Unit
Total Gate Charge   Q2	CHARGES, CAPACITANCES	& GATE	RESISTANC	E		-	-	<u>-</u>	-
Threshold Gate Charge   Q1   Q2   Q3   Q3   Q4   Q5   Q5   Q5   Q5   Q5   Q5   Q5	T. 10 . 0	Q1					9.7		
Threshold Gate Charge   Q2   Q3   Q3   Q4   Q4   Q4   Q5   Q5   Q5   Q5   Q5	Total Gate Charge	Q2	$Q_{G(TOT)}$				11.5		1
Cate	TI 1 110 1 01	Q1	0				1.1		
Gate - to - Source Charge         Q1 QG QG         QG QG         3.3 A 4.2 A.2 A.2 A.2 A.2 A.3.7 A.3.7 A.3.7 A.3.7 A.3.7 A.3.7 A.3.7 A.3.4 A.2 A.3.7 A.3.7 A.3.4 A.2 A.3.7	Threshold Gate Charge	Q2	Q <sub>G(TH)</sub>		45.77		1.4		nC
Gate-to-Drain Charge   Q1   Q2   Q3   Q4	0 0 0 .	Q1	_	$V_{GS} = 4.5 \text{ V}, V_{DS}$	= 15 V; I <sub>D</sub> = 10 A		3.3		
Gate-to-Drain Charge   Q2	Gate-to-Source Charge	Q2	$Q_GS$				4.2		
Total Gate Charge   Q1	0	Q1					3.7		
Total Gate Charge   Q2	Gate-to-Drain Charge	Q2	$Q_GD$				3.4		
SWITCHING CHARACTERISTICS (Note 6)   24.9	Table Oaks Observe	Q1	0		45.77.1 40.4		19.1		-0
Turn-On Delay Time         Q1	Q2	Q2	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub>	= 15 V; I <sub>D</sub> = 10 A		24.9		nC
Turn-On Delay Time	SWITCHING CHARACTERIS	STICS (No	te 6)						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Time On Dala Time	Q1					9.0		
Rise Time   Q2	Q2 Q1 Rise Time	Q2	<sup>t</sup> d(ON)				10.5		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Q1					15		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Q2	t <sub>r</sub>	Vce = 4.5 V. Vce = 15 V.			15.2		ns
Fall Time   Q2		Q1		$I_D = 10 \text{ A},$	10 A, $R_G = 3.0 \Omega$		14		
Fall Time   Q2   t <sub>f</sub>   4.7     4.7	Turn-Off Delay Time	Q2	<sup>t</sup> d(OFF)				17.7		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- u-	Q1					4.0		
	Fall Time	Q2	t <sub>f</sub>				4.7		1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SWITCHING CHARACTERIS	STICS (No	te 6)						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T O. Dala Tara	Q1					6.0		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time	Q2	<sup>t</sup> d(ON)				7.0		
	Diag Time	Q1					14		
	rise time	Q2	τ <sub>r</sub>	Vce = 10 V. Vce = 15 V.			14		
	T O" D-1 T	Q1		$I_D = 10 \text{ A}, R_G = 3.0 \Omega$			17		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-Off Delay Time	Q2	<sup>t</sup> d(OFF)				22		
	- u-	Q1					3.0		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	raii Time	Q2	t <sub>f</sub>				3.3		
Forward Voltage $V_{SD}$ $V_{SD}$ $V_{GS} = 0 \text{ V},$ $V_{GS} = 0 \text{ V},$ $V_{J} = 125 \text{ °C}$ $V_{J} = 25 \text{ °C}$ $V_{J} = 2$	DRAIN-SOURCE DIODE CH	IARACTE	RISTICS						
Forward Voltage $V_{SD}$ $V_{SD}$ $V_{SD}$ $V_{GS} = 0 \text{ V},$ $V_{J} = 125 ^{\circ}\text{C}$ $0.62$ $V_{J} = 25 ^{\circ}\text{C}$ $0.37$ $0.70$		6.		V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C		0.75	1.0	
$V_{GS} = 0 \text{ V}, \qquad I_J = 25 \text{ C} \qquad 0.37 \qquad 0.70$		Q1		I <sub>S</sub> = 3 A	T <sub>J</sub> = 125°C		0.62		1
	Forward Voltage		$V_{SD}$	V <sub>GS</sub> = 0 V <sub>2</sub>	T <sub>J</sub> = 25°C		0.37	0.70	V
		Q2		I <sub>S</sub> = 2 A	T <sub>J</sub> = 125°C		0.31		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . 6. Switching characteristics are independent of operating junction temperatures.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CH	ARACTE	RISTICS					
D D	Q1				23		
Reverse Recovery Time	Q2	t <sub>RR</sub>			24.5		1
Charge Time	Q1	1-			12		
	Q2	ta	V 0V d /d 400 A / 5 L 0 A		13		ns
Disabassa Tisa	Q1	11-	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 3 \text{ A}$		11		
Discharge Time	Q2	tb			11.5		1
Reverse Recovery Charge	Q1	0			12		nC
	Q2	$Q_{RR}$			24		
PACKAGE PARASITIC VALU	IES						
Source Inductance	Q1	L <sub>S</sub>			0.38		nH
Source inductance	Q2				0.65		
Duain Industria	Q1				0.054		11
Drain Inductance	Q2	L <sub>D</sub>	T 0700		0.007		nH
Outs to the state of	Q1		T <sub>A</sub> = 25°C		1.5		nH
Gate Inductance	Q2	L <sub>G</sub>			1.5		
Cata Basistanas	Q1	Б			0.8		0
Gate Resistance	Q2	$R_{G}$			0.8		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFD4902NFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NTMFD4902NFT3G	DFN8 (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>6.</sup> Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS - Q1**



www.onsemi.com

Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS - Q1**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

#### **TYPICAL CHARACTERISTICS - Q2**



www.onsemi.com

Figure 16. Drain-to-Source Leakage Current

vs. Voltage

Figure 15. On-Resistance Variation with

**Temperature** 

#### **TYPICAL CHARACTERISTICS - Q2**

10





Figure 17. Capacitance Variation



QΤ




Figure 19. Resistive Switching Time Variation vs. Gate Resistance





Figure 20. Diode Forward Voltage vs. Current



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

	DFN8 5X6, 1.27P DUAL FL	PAGE 1 OF 1	
DOCUMENT NUMBER:	98AON54291E	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# onsemi:

NTMFD4902NFT1G NTMFD4902NFT3G