# ecoSwitch<sup>™</sup> **Advanced Load Management**

# Controlled Load Switch with Low RON NCP45650, NCP45651

The NCP4565x series of load management devices provide a component and area-reducing solution for efficient power domain switching with inrush current limit via soft start. These devices are designed to integrate control and driver functionality with a high performance low on-resistance power MOSFET in a single package. This cost effective solution is ideal for power management and disconnect functions in USB ports requiring low power consumption in a small footprint.

#### Features

- Advanced Controller with Charge Pump
- Integrated N-Channel MOSFET with Low R<sub>ON</sub>
- Soft-Start via Controlled Slew Rate
- Adjustable Slew Rate Control
- Power Good Output
- Thermal Shutdown
- Under Voltage Lockout
- Over Current Protection
- Input Voltage Range 1 V to 13.5 V
- Extremely Low Standby Current
- Load Bleed (NCP45650) No Load Bleed (NCP45651)
- This is a Pb–Free Device

#### **Typical Applications**

- Notebook and Tablet Computers
- Handheld & Mobile Electronics
- Portable Medical Devices
- Hard Drives
- Peripheral Ports





Figure 1. Block Diagram

R <sub>ON</sub> TYP	V <sub>CC</sub>	V <sub>IN</sub>	DC I <sub>MAX</sub> *
$5.0~\mathrm{m}\Omega$	3.3 V	1.0 V	
$5.3 \text{ m}\Omega$	3.3 V	5.0 V	14 A
$6.0 \ m\Omega$	3.3 V	12 V	


\*IMAX is defined as the maximum steady state current the load switch can pass at room ambient temperature without entering thermal lockout





(Note: Microdot may be in either location)

#### **PIN CONFIGURATION**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP45650IMNTWG	DFN12	3000 / Tape
NCP45651IMNTWG	DINIZ	& Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### Table 1. PIN DESCRIPTION

Pin	Name	Function
1, 13	V <sub>IN</sub>	Input voltage (1 V – 13.5 V)
2	EN	Active-high digital input used to turn on the MOSFET driver, pin has an internal pull down resistor to GND
3	OCP	Over-current protection trip point adjustment made with a voltage applied (0 V – 1.0 V), pin has an internal pull up resistor (250 k $\Omega$ +/-20%) to EN; float if over-current protection is not needed
4	V <sub>CC</sub>	Driver supply voltage (3.0 V – 5.5 V)
5	GND	Driver ground
6	PG	Active-high, open-drain output that indicates when the gate of the MOSFET is fully charged, external pull up resistor $\ge 100 \text{ k}\Omega$ to an external voltage source required; float if not used.
7	SR	Slew rate adjustment made with an external capacitor to GND; float if not used
8 – 12	V <sub>OUT</sub>	Source of MOSFET connected to load. Includes an internal bleed resistor to GND

#### Table 2. ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage Range	V <sub>CC</sub>	–0.3 to 6	V
Input Voltage Range	V <sub>IN</sub>	–0.3 to 18	V
Output Voltage Range	V <sub>OUT</sub>	–0.3 to 18	V
EN Input Voltage Range	V <sub>EN</sub>	–0.3 to (V <sub>CC</sub> + 0.3)	V
PG Output Voltage Range (Note 1)	V <sub>PG</sub>	–0.3 to 6	V
OCP Input Voltage Range	V <sub>OCP</sub>	–0.3 to 6	V
Thermal Resistance, Junction-to-Ambient, Steady State (Note 2)	R <sub>θJA</sub>	44.3	°C/W
Thermal Resistance, Junction-to-Case (VIN Paddle)	R <sub>θJC</sub>	3.4	°C/W
Continuous MOSFET Current @ T <sub>A</sub> = 25°C (Note 2)	I <sub>MAX</sub>	24	A
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2) Derate above $T_A = 25^{\circ}C$	P <sub>D</sub>	3.49 34.9	W mW/°C
Storage Temperature Range	T <sub>STG</sub>	-40 to 150	°C
Lead Temperature, Soldering (10 sec.)	T <sub>SLD</sub>	260	°C
ESD Capability, Human Body Model (Notes 3 and 4)	ESD <sub>HBM</sub>	2.0	kV
ESD Capability, Charged Device Model (Note 3)	ESD <sub>CDM</sub>	1.0	kV
Latch-up Current Immunity (Notes 3 and 4)	LU	100	mA
OFF to ON Transition Energy Dissipation Limit (See Application Section)	E <sub>TRANS</sub>	100	mJ

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. PG is an open-drain output that requires an external pull up resistor  $\ge 1 \text{ k}\Omega$  to an external voltage source.

2. Surface-mounted on FR4 board using the minimum recommended pad size, 1 oz Cu. SC protection will engage before max current is reached. 3. Tested by the following methods @  $T_A = 25^{\circ}C$ :

ESD Human Body Model tested per JESD22-A114

- ESD Charged Device Model per ESD STM5.3.1
- Latch-up Current tested per JESD78

Rating is for all pins except for V<sub>IN</sub> and V<sub>OUT</sub> which are tied to the internal MOSFET's Drain and Source. Typical MOSFET ESD performance for V<sub>IN</sub> and V<sub>OUT</sub> should be expected and these devices should be treated as ESD sensitive.

#### **Table 3. OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	3	5.5	V
Input Voltage	V <sub>IN</sub>	1	13.5	V
OCP Input Voltage	V <sub>OCP</sub>	0	1	V
Ground	GND		0	V
Ambient Temperature	T <sub>A</sub>	-40	85	°C
Junction Temperature	TJ	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. ELECTRICAL CHARACTERISTICS (T <sub>J</sub> = 25°C, V <sub>CC</sub> = 3 V – 5.5 V, unle	ess otherwise specified)
---	--------------------------

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
MOSFET		•				
On-Resistance	V <sub>CC</sub> = 3.3 V; V <sub>IN</sub> = 1 V	R <sub>ON</sub>		5.0	6.5	mΩ
	V <sub>CC</sub> = 3.3 V; V <sub>IN</sub> = 5 V			5.3	6.9	1
	V <sub>CC</sub> = 3.3 V; V <sub>IN</sub> = 12 V			6.0	7.5	1
	V <sub>CC</sub> = 3.3 V; V <sub>IN =</sub> 13.5V			6.7	8.5	1
Leakage Current (Note 5)	V <sub>EN</sub> = 0 V; V <sub>IN</sub> = 13.5 V	I <sub>LEAK</sub>		10	100	nA
CONTROLLER						-
Supply Standby Current (Note 6)	V <sub>EN</sub> = 0 V	I <sub>STBY</sub>		2.7	5	μA
Supply Dynamic Current (Note 7)	V <sub>EN</sub> = V <sub>CC</sub> = 3 V; V <sub>IN</sub> = 12 V	I <sub>DYN</sub>		450	750	μΑ
	$V_{EN} = V_{CC} = 5.5 \text{ V}; V_{IN} = 1 \text{ V}$			740	1000	
Internal Load Bleed Resistance (Note 8)	V <sub>EN</sub> = 0 V	R <sub>BLEED</sub>	300	600	1000	Ω
Internal Bleed Leakage Current		I <sub>BLEED</sub>		15	80	μA
EN Input High Voltage		V <sub>IH</sub>	2			V
EN Input Low Voltage		V <sub>IL</sub>			0.8	V
EN Pull Down Resistance		R <sub>PD</sub>	80	100	120	kΩ
PG Output Low Voltage	I <sub>SINK</sub> = 5 mA	V <sub>OL</sub>		0.12	0.2	V
PG Output Leakage Current	V <sub>TERM</sub> = 3.3 V	I <sub>ОН</sub>		5	100	nA
Slew Rate Control Constant (Note 9)	V <sub>IN</sub> = 5 V; V <sub>CC</sub> = 3 V	K <sub>SR</sub>	25	33	41	μA
FAULT PROTECTIONS						
Thermal Shutdown Threshold (Note 10)		T <sub>SDT</sub>		155		°C
Thermal Shutdown Hysteresis (Note 10)		T <sub>HYS</sub>		20		°C
V <sub>IN</sub> Under Voltage Lockout Threshold	V <sub>IN</sub> falling; V <sub>CC</sub> = 3 V	V <sub>UVLO</sub>	670	710	750	mV
V <sub>IN</sub> Under Voltage Lockout Threshold	V <sub>IN</sub> rising; V <sub>CC</sub> = 3 V	V <sub>UVLO_RISE</sub>	755	795	840	mV
Over-Current Protection Trip Current (Note 12)	V <sub>OCP</sub> = 0 V	I <sub>TRIP_OCP</sub>		7.5		A
Over-Current Protection Blanking Time	V <sub>CC</sub> = 3 V	t <sub>OCP</sub>	2	3.4	5	ms
OCP Pull Up Resistance (Note 11)		R <sub>OCP</sub>	200	250	300	kΩ
Short-Circuit Protection Trip Voltage	V <sub>IN</sub> < 4.5 V	V <sub>SC_LVIN</sub>	110	150	190	mV
	V <sub>IN</sub> > 4.5 V	V <sub>SC_HVIN</sub>	135	160	190	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Average current from  $V_{CC}$  to GND with MOSFET turned off and Vin is 13.5 V. 7. Average current from  $V_{CC}$  to GND after MOSFET gate is charged. 8. Resistance from  $V_{OUT}$  to GND when the MOSFET driver is disabled. The NCP45651 has no bleed and will have high impedance.

9. See Applications Information section for details on how to adjust the gate slew rate.

10. Operation above  $T_J = 125^{\circ}C$  is not guaranteed.

11. Internal resistor from OCP to EN used to pull up on OCP pin if not driven.

12. Min and max trip OCP trip currents are not guaranteed but typically are accurate within  $\pm 1.5$  A.

Parameter	Conditions	Symbol	Min	Тур	Мах	Unit
Output Slew Rate – Default	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 1.0 \text{ V}$	SR		19		V/ms
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 1.0 \text{ V}$			19		
	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 5.0 \text{ V}$		13	20	27	
	$V_{CC}$ = 3.0 V; $V_{IN}$ = 13.5 V			21		
	$V_{CC}$ = 5.0 V; $V_{IN}$ = 13.5 V			22		
Output Turn-on Delay	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 1.0 \text{ V}$	T <sub>ON</sub>		130		μs
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 1.0 \text{ V}$			110		
	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 5.0 \text{ V}$		50	162	230	
	$V_{CC}$ = 3.0 V; $V_{IN}$ = 13.5 V			190		
	$V_{CC} = 5.0 \text{ V}; \text{ V}_{IN} = 13.5 \text{ V}$			185		1
Output Turn-off Delay	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 1.0 \text{ V}$	T <sub>OFF</sub>		17.5		μs
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 1.0 V			5.86		1
	$V_{CC}$ = 3.0 V; $V_{IN}$ = 13.5 V			14.2		1
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 13.5 V			2.3		1
Power Good Turn-on Time	V <sub>CC</sub> = 3.0 V; V <sub>IN</sub> = 1.0 V	T <sub>PG,ON</sub>		1.10		ms
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 1.0 V			0.67		
	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 5.0 \text{ V}$		0.4	1.3	1.8	
	$V_{CC}$ = 3.0 V; $V_{IN}$ = 13.5 V			2.30		
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 13.5 V			0.89		
Power Good Turn-off Time	V <sub>CC</sub> = 3.0 V; V <sub>IN</sub> = 1.0 V	T <sub>PG,OFF</sub>		10		μs
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 1.0 V			1		1
	$V_{CC} = 3.0 \text{ V}; \text{ V}_{IN} = 13.5 \text{ V}$			10		1
	V <sub>CC</sub> = 5.0 V; V <sub>IN</sub> = 13.5 V			1		1

13. See below figure for Test Circuit and Timing Diagram. 14. Tested with the following conditions:  $V_{TERM} = V_{CC}$ ;  $R_{PG} = 100 \text{ k}\Omega$ ;  $R_L = 10 \Omega$ ;  $C_L = 0.1 \mu$ F.





Figure 2. Switching Characteristics Test Circuit and Timing Diagrams


#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> =  $25^{\circ}$ C unless otherwise specified)




#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> =  $25^{\circ}C$  unless otherwise specified)



#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise specified)



#### **APPLICATIONS INFORMATION**

#### **Power Sequencing**

The NCP4565x will function with any power sequence, but the output turn-on delay and slew rate performance may vary from what is specified. To achieve the specified performance, there are two recommended power sequences:

- 1.  $V_{CC} \rightarrow V_{IN} \rightarrow V_{EN}$
- 2.  $V_{IN} \rightarrow V_{CC} \rightarrow V_{EN}$

 $V_{CC}$  must be at 2 V or higher when EN is asserted to ensure proper operation.

#### **Enable Control**

The NCP4565x allows for enabling the MOSFET in an active-high configuration. When the EN pin is at a logic high level and the  $V_{CC}$  supply pin has an adequate voltage applied, the MOSFET will be enabled. Similarly, when the EN pin is at a logic low level, the MOSFET will be disabled. After disabling the NCP4565x at least 400 ms must pass before EN is enabled again to ensure proper slew rate. An internal pull down resistor to ground on the EN pin ensures that the MOSFET will be disabled when not being driven.

#### Load Bleed

The NCP45650 device has an on-chip bleed resistor that is used to bleed the charge off of the load to ground after the MOSFET has been disabled. In series with the bleed resistor is a bleed switch that is enabled whenever the MOSFET is disabled. Delays are added to the enable of this switch to ensure that both the MOSFET and the bleed switch are not concurrently active. The NCP45651 does not include the load bleed function.

#### **Over-Current and Short-Circuit Protection**

The NCP4565x devices are equipped with short-circuit protection and an optional over-current protection that are used to help protect the part and the system from a sudden high-current event, such as the output,  $V_{OUT}$ , being shorted to ground. This circuitry is only active when the gate of the MOSFET is fully driven.

Once active, the circuitry monitors the difference in the voltage on the  $V_{IN}$  pin and the voltage on the  $V_{OUT}$  pin. When the difference is equal to the short-circuit protection threshold voltage, the MOSFET is immediately turned off and for the NCP45650 the load bleed is activated. The part remains latched in this off state until the  $V_{CC}$ - supply voltage is cycled. When latched off the behavior of the part if EN is toggled is not defined. After the  $V_{CC}$  supply voltage is cycled and EN is high, the MOSFET will be turned on in a controlled fashion with the normal output turn-on delay and slew rate.

The over-current trip point can be enabled to allow for protection before the short-circuit threshold. If this lower threshold is not needed, then OCP can be left floating. By tying the OCP pin to ground the NCP4565x will enable the over-current protection. In the event the OCP threshold is exceeded, the MOSFET will shut down after the blanking time if the voltage difference remains greater than the threshold. Like the short–circuit protection, the part remains latched in this off state until the  $V_{CC}$ – supply voltage is cycled. When latched off the behavior of the part if EN is toggled is not defined. After the  $V_{CC}$  supply voltage is cycled and EN is high, the MOSFET will be turned on in a controlled fashion with the normal output turn–on delay and slew rate.

#### Thermal Shutdown

The thermal shutdown of the NCP4565x devices protect the part from internally or externally generated excessive temperatures. This circuitry is disabled when EN is not active to reduce standby current. When an over-temperature condition is detected, the MOSFET is immediately turned off and the load bleed is activated.

The part comes out of thermal shutdown when the junction temperature decreases to a safe operating temperature as dictated by the thermal hysteresis. Upon exiting a thermal shutdown state, and if EN remains active, the MOSFET will be turned on in a controlled fashion with the normal output turn–on delay and slew rate.

#### **Under Voltage Lockout**

The under voltage lockout of the NCP45655x devices turn the MOSFET off and activate the load bleed when the input voltage,  $V_{IN}$ , drops below the under voltage lockout threshold. This circuitry is disabled when EN is not active to reduce standby current.

If the  $V_{IN}$  voltage rises above the under voltage lockout threshold, and EN remains active, the MOSFET will be turned on in a controlled fashion with the normal output turn–on delay and slew rate.

#### Power Good

The NCP4565x devices have a power good output (PG) that can be used to indicate when the gate of the MOSFET is fully charged. The PG pin is an active-high, open-drain output that requires an external pull up resistor, RPG, greater than or equal to 1k to an external voltage source that is compatible with input levels of all devices connected to this pin.

The power good output can be used as the enable signal for other active-high devices in the system. This allows for guaranteed by design power sequencing and reduces the number of enable signals needed from the system controller. If the power good feature is not used in the application, the PG pin should be tied to GND.

#### **Slew Rate Control**

The NCP4565x devices are equipped with controlled output slew rate which provides soft start functionality. This limits the inrush current caused by capacitor charging and enables these devices to be used in hot swapping applications.

The slew rate can be decreased with an external capacitor added between the SR pin and ground. With an external

capacitor present, the slew rate can be determined by the following equation:

Slew Rate = 
$$\frac{K_{SR}}{C_{SR}}$$
 [V/s] (eq. 1)

Where  $K_{SR}$  is the specified slew rate control constant, found on page 3, and  $C_{SR}$  is the capacitor added between the SR pin and ground. Note that the slew rate of the device will always be the lower of the default slew rate and the adjusted slew rate. Therefore, if the  $C_{SR}$  is not large enough to decrease the slew rate more than the specified default value, the slew rate of the device will be the default value.

#### **Capacitive Load**

The peak in-rush current associated with the initial charging of the application load capacitance needs to stay below the specified Imax. CL (capacitive load) should be less then Cmax as defined by the following equation:

$$C_{max} = \frac{I_{max}}{SR_{typ}}$$

Where Imax is the maximum load current, and SRtyp is the typical default slew rate when no external load capacitor is added to the SR pin.

#### **OFF to ON Transition Energy Dissipation**

The energy dissipation due to load current traveling from VIN to VOUT is very low during steady state operation due to the low RON. When the EN signal is asserted high, the load switch transitions from an OFF state to an ON state. During this time, the resistance from  $V_{IN}$  to  $V_{OUT}$  transitions from high impedance to  $R_{ON}$ , and additional energy is dissipated in the device for a short period of time. The worst case energy dissipated during the OFF to ON transition can be approximated by the following equation:

$$E = 0.5 \cdot V_{IN} \cdot (I_{INRUSH} + 0.8 \cdot I_{LOAD}) \cdot dt \quad (eq. 2)$$

Where  $V_{IN}$  is the voltage on the  $V_{IN}$  pin,  $I_{INRUSH}$  is the inrush current caused by capacitive loading on  $V_{OUT}$ , and dt is the time it takes  $V_{OUT}$  to rise from 0 V to  $V_{IN}$ .  $I_{INRUSH}$  can be calculated using the following equation:

$$I_{\text{INRUSH}} = \frac{\text{dv}}{\text{dt}} \cdot C_{\text{L}} \qquad (\text{eq. 3})$$

Where dv/dt is the programmed slew rate, and  $C_L$  is the capacitive loading on  $V_{OUT}$ . To prevent thermal lockout or damage to the device, the energy dissipated during the OFF to ON transition should be limited to  $E_{TRANS}$  listed in Absolute Maximum Ratings.

#### ecoSWITCH LAYOUT GUIDELINES

#### **Electrical Layout Considerations**

Correct physical PCB layout is important for proper low noise accurate operation of all ecoSWITCH products.

Power Planes: The ecoSWITCH is optimized for extremely low Ron resistance, however, improper PCB layout can substantially increase source to load series resistance by adding PCB board parasitic resistance. Solid connections to the VIN and VOUT pins of the ecoSWITCH to copper planes should be used to achieve low series resistance and good thermal dissipation. The ecoSWITCH requires ample heat dissipation for correct thermal lockout operation. The internal FET dissipates load condition dependent amounts of power in the milliseconds following the rising edge of enable, and providing good thermal conduction from the packaging to the board is critical. Direct coupling of VIN to VOUT should be avoided, as this will adversely affect slew rates.

# ONSEM<sup>1</sup>.

DATE 26 OCT 2022 DATE 26 OCT 2022 PIN DNE REFERENCE UP VIEW DETAIL B DETAIL C DETAIL C D	$\diamond$		<b>N12 3x3, 0.5P</b> CASE 506DY ISSUE A					
PIN DNE REFERENCE UDE VIEW DE TAIL B DE	1 SCALE 2:1		100027				DATE 2	6 OCT 2022
<ul> <li>DIMENSION OF AND TOLERANCING PER ASSET 14.5M, 1994.</li> <li>DIMENSION OF AND TOLERANCING PER ASSET 1105 TO THE EXEMPTION OF AND TO THE EXEMPTION OF AND TO THE EXEMPTION OF AND TO THE EXEMPTION</li></ul>				NDTES	\$1			
TERMINALS AND 030MF FROM THE TERMINAL TIP. 1 DP VIEW DETAIL B DETAIL B D				AS	SME Y14.5	M, 1994.		
DETAIL B DETAIL A DETAIL B DETAIL	TOP			TE 0.1 4. C	ERMINALS 15 AND 0. COPLANAR	AND IS M 30mm Froi Ity appli	IEASURED M THE TEF ES TO THI	BETWEEN RMINAL TIP. E EXPOSED
DETAIL B DETAIL A DETAIL B DETAIL				Г		MTI		2.5
Image: Section of the sector of the secto					лтм			
SIDE VIEW       SEATING         DETAIL A       Image: Construction of the second	[// [0.05[C]		AIL D TI	-				
MOTE 4       SIDE VIEW         DETAIL A       Image: provide the strategy of the st			5					
DETAIL A DETAIL	NITE 4	LANE			A3	(	).20 REF	
DETAIL A       Image: constraint of the product of the p	SIDE	VIEW			b	0.20	0.25	0.30
DETAIL A DETAIL	<b>-</b>	-D2			D	2.90	3.00	3.10
GENERIC MARKING DIAGRAM*		6 [ <sup>12X</sup> L			D2	2.40	2,50	2.60
GENERIC MARKING DIAGRAM*       Image: Construction of the construc	0.25 CHAMFER $(U)$				E	2.90	3.00	3.10
Image: Second control of the contrecont control of the control of the control of					E2	1.80	1.90	2.00
Image: state of the state	ţ				e	(	D.50 BSC	
Image: Second State Sta	12				К	(	).25 REF	
GENERIC MARKING DIAGRAM*       Image: Construct of the second secon	K-				L	0.20	0.30	0.40
GENERIC MARKING DIAGRAM* <ul> <li></li></ul>	e Botton			PACKAGE - DUTLINE	<u> </u>	2.85		
XXXXX       PITCH       FITCH       FITCH       PITCH       PITCH       REC_IMMENDED         MILUNTING FILITPRINT       * For additional information on our Pb-Free strategy       and soldering details, please download the DN Semiconductor         XXXXX       = Specific Device Code       and soldering details, please download the DN Semiconductor         A       = Assembly Location       * This information is generic. Please refer to         L       = Wafer Lot       *This information is generic. Please refer to         Y       = Year       *This information, "G" or microdot "*",         W       = Work Week       Pb-Free indicator, "G" or microdot "*",         May or may not be present. Some products       may or may not be present. Some products         may or tfollow the Generic Marking.       Pinted versions are uncontrolled except when accessed directly from the Document Repository.         Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.								
M⊡UNTING F⊡□TPRINT         * For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.         L       = Wafer Lot Y       *This information is generic. Please refer to device data sheet for actual part marking.         W       = Work Week       Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.         DOCUMENT NUMBER:       98AON65584G	XXX	(XX			тсн—	⊨ . MMENDED		5
XXXXX       = Specific Device Code       and soldering details, please download the IN Semiconductor         A       = Assembly Location       Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.         L       = Wafer Lot       *This information is generic. Please refer to         Y       = Year       *This information is generic. Please refer to         W       = Work Week       Pb-Free indicator, "G" or microdot " •",         may or may not be present. Some products       may or may not be present. Some products         (Note: Microdot may be in either location)       Electronic versions are uncontrolled except when accessed directly from the Document Repository.         POCUMENT NUMBER:       98AON65584G       Electronic versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						5 FOOTPI	RINT	
Y       = Year       * This information is generic. Please refer to device data sheet for actual part marking.         W       = Work Week       • Pb-Free Package         •       = Pb-Free Package       • Pb-Free indicator, "G" or microdot " • ", may or may not be present. Some products may not follow the Generic Marking.         DOCUMENT NUMBER:       98AON65584G       Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	A = Asse	mbly Location		and solder	ing details,	please downlo	oad the DN Se	emiconductor
DOCUMENT NUMBER: 98AON65584G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	Y = Year W = Work ■ = Pb-F	Week Pb-Fr Free Package may o	e data sheet for actual ree indicator, "G" or mi r may not be present. S	part ma icrodot " Some pro	rking. ■", oducts			
DESCRIPTION: DFN12 3X3, 0.5P PAGE 1 OF 1	DOCUMENT NUMBER:	98AON65584G						
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves								

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NCP45650IMNTWG NCP45651IMNTWG