

# AC/DC to Logic Interface Optocoupler

# HCPL3700M

#### **Description**

The HCPL3700M voltage/current threshold detection optocoupler consists of an AlGaAs LED connected to a threshold sensing input buffer IC which are optically coupled to a high gain darlington output. The input buffer chip is capable of controlling threshold levels over a wide range of input voltages with a single resistor. The output is TTL and CMOS compatible.

#### **Features**

- AC or DC Input
- Programmable Sense Voltage
- Logic Level Compatibility
- Threshold Guaranteed Over Temperature (0°C to 70°C)
- Safety and Regulatory Approvals
  - ◆ UL1577, 5,000 VAC<sub>RMS</sub> for 1 Minute
  - ◆ DIN EN/IEC60747-5-5
- These are Pb-Free Devices

#### **Applications**

- Low Voltage Detection
- 5 V to 240 V AC/DC Voltage Sensing
- Relay Contact Monitor
- Current Sensing
- Microprocessor Interface
- Industrial Controls





Figure 1. Schematic








PDIP8 GW CASE 709AC

#### **ELECTRICAL CONNECTION**




#### TRUTH TABLE

(Positive Logic)

Input	Output
Н	L
L	Н

A 0.1  $\mu\text{F}$  bypass capacitor must be connected between pins 8 and 5.

#### **MARKING DIAGRAM**



3700 = Device Number

V = DIN EN/IEC60747-5-5 Option (only appears on component ordered

with this option)

XX = Two-Digit Year Code YY = Two-Digit Work Week B = Assembly Package Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.

**SAFETY AND INSULATION RATINGS** (As per DIN EN/IEC 60747–5–5, this optocoupler is suitable for "safe electrical insulation" only within the safety limit data. Compliance with the safety ratings shall be ensured by means of protective circuits.)

Parameter	Characteristics		
Installation Classifications per DIN VDE 0110/1.89 Table 1, For Rated Mains Voltage	<150 V <sub>RMS</sub>	I–IV	
waiis voitage	<300 V <sub>RMS</sub>	I–IV	
	<450 V <sub>RMS</sub>	I–III	
	<600 V <sub>RMS</sub>	I–III	
	<1000 V <sub>RMS</sub> (Option TV)	I–III	
Climatic Classification		40/85/21	
Pollution Degree (DIN VDE 0110/1.89)	2		
Comparative Tracking Index	Comparative Tracking Index		

Symbol	Parameter	Value	Unit
V <sub>PR</sub>	Input–to–Output Test Voltage, Method A, $V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test with $t_m = 10$ s, Partial Discharge < 5 pC		V <sub>peak</sub>
	Input-to-Output Test Voltage, Method B, $V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ s, Partial Discharge <5 pC	2,651	V <sub>peak</sub>
V <sub>IORM</sub>	Maximum Working Insulation Voltage	1,414	$V_{peak}$
V <sub>IOTM</sub>	Highest Allowable Over-Voltage	6,000	V <sub>peak</sub>
	External Creepage	≥ 8.0	mm
	External Clearance	≥ 7.4	mm
	External Clearance (for Option TV, 0.4" Lead Spacing)	≥ 10.16	mm
DTI	Distance Through Insulation (Insulation Thickness)	≥ 0.5	mm
T <sub>S</sub>	Case Temperature (Note 1)	150	°C
I <sub>S,INPUT</sub>	Input Current (Note 1)	25	mA
P <sub>S,OUTPUT</sub>	Output Power (Duty Factor ≤ 2.7%) (Note 1)	250	mW
R <sub>IO</sub>	Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V (Note 1)	> 10 <sup>9</sup>	Ω

<sup>1.</sup> Safety limit value - maximum values allowed in the event of a failure.

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise specified.)

Symbol	Parameter		Value	Units
T <sub>STG</sub>	Storage Temperature		-40 to +125	°C
T <sub>OPR</sub>	Operating Temperature		-40 to +85	°C
TJ	Junction Temperature		-40 to +125	°C
T <sub>SOL</sub>	Lead Solder Temperature		260 for 10 s	°C
P <sub>T</sub>	Total Package Power Dissipation (Note	2)	305	mW
EMITTER				
I <sub>IN</sub>	Input Current	Average	50	mA
		Surge, 3 ms, 120 Hz Pulse Rate	140	
		Transient, 10 μs, 120 Hz Pulse Rate	500	
V <sub>IN</sub>	Input Voltage (Pins 2-3)		-0.5	V
P <sub>IN</sub>	Input Power Dissipation (Note 3)		230	mW
DETECTOR	•	•		•
Io	Output Current (Average) (Note 4)		30	mA
V <sub>CC</sub>	Supply Voltage (Pins 8-5)		-0.5 to 20	V
V <sub>O</sub>	Output Voltage (Pins 6-5)		-0.5 to 20	V
Po	Output Power Dissipation (Note 5)		210	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Derate linearly above 70°C free–air temperature at a rate of 2.5 mW/°C.

- 3. Derate linearly above 70°C free-air temperature at a rate of 1.8 mW/°C.
- 4. Derate linearly above 70°C free-air temperature at a rate of 0.6 mA/°C.
- 5. Derate linearly above 70°C free-air temperature at a rate of 1.9 mW/°C.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	2	18	V
T <sub>A</sub>	Ambient Operating Temperature	0	70	°C
f	Operating Frequency	0	4	kHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 0$ °C to 70°C unless otherwise specified)

Symbol	Paramete	r	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>TH+</sub>	Input Threshold Current		V <sub>IN</sub> = V <sub>TH+</sub> , V <sub>CC</sub> = 4.5 V	1.96	2.40	3.11	mA
I <sub>TH-</sub>			$V_{O} = 0.4 \text{ V}, I_{O} \ge 4.2 \text{ mA (Note 6)}$	1.00	1.20	1.62	
V <sub>TH+</sub>	Input Threshold Voltage	DC (Pins 2, 3)	$V_{IN} = V_2 - V_3$ (Pins 1 & 4 Open) $V_{CC} = 4.5 \text{ V}, V_O = 0.4 \text{ V}$ (Note 6) $I_O \ge 4.2 \text{ mA}$	3.35	3.80	4.05	V
V <sub>TH</sub> -			$V_{IN} = V_2 - V_3$ (Pins 1 & 4 Open) $V_{CC} = 4.5 \text{ V}, V_O = 2.4 \text{ V}$ (Note 6) $I_O \ge 100 \ \mu\text{A}$	2.01	2.50	2.86	V
V <sub>TH+</sub>		AC (Pins 1, 4)	$ \begin{array}{l} \text{IV}_{\text{IN}} = \text{V}_1 - \text{V}_4 \text{I} \; (\text{Pins 2 \& 3 Open}) \\ \text{V}_{\text{CC}} = 4.5 \; \text{V},  \text{V}_{\text{O}} = 0.4 \; \text{V} \; (\text{Note 6}) \\ \text{I}_{\text{O}} \geq 4.2 \; \text{mA} \end{array} $	4.23	5.00	5.50	V
V <sub>TH-</sub>				2.87	3.70	4.20	V
I <sub>HYS</sub>	Hysteresis		I <sub>HYS</sub> = I <sub>TH+</sub> - I <sub>TH-</sub>	-	1.2		mA
V <sub>HYS</sub>			$V_{HYS} = V_{TH+} - V_{TH-}$	-	1.3		V
V <sub>IHC1</sub>	Input Clamp Voltage		$V_{IHC1} = V_2 - V_3$ , $V_3 = GND$ $I_{IN} = 10$ mA Pins 1 & 4 Connected to PIN 3	5.4	6.3	6.6	V
V <sub>IHC2</sub>			V <sub>IHC2</sub> = IV <sub>1</sub> - V <sub>4</sub> I, II <sub>IN</sub> I = 10 mA (Pins 2 & 3 Open)	6.1	7.0	7.3	V
V <sub>IHC3</sub>			V <sub>IHC3</sub> = V <sub>2</sub> - V <sub>3</sub> , V <sub>3</sub> = GND I <sub>IN</sub> = 15 mA (Pins 1 & 4 Open)	_	12.5	13.4	V
V <sub>ILC</sub>			$V_{ILC} = V_2 - V_3, V_3 = GND$ $I_{IN} = -10 \text{ mA}$	-	-0.75	-	V
I <sub>IN</sub>	Input Current		V <sub>IN</sub> = V <sub>2</sub> - V <sub>3</sub> = 5.0 V (Pins 1 & 4 Open)	3.0	3.7	4.4	mA
V <sub>D1,2</sub>	Bridge Diode Forward Volt	age	I <sub>IN</sub> = 3 mA	-	0.65		V
V <sub>D3,4</sub>			I <sub>IN</sub> = 3 mA	-	0.65		V
V <sub>OL</sub>	Logic LOW Output Voltage		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.2 mA (Note 6)	-	0.04	0.4	V
I <sub>OH</sub>	Logic HIGH Output Current		V <sub>OH</sub> = V <sub>CC</sub> = 18 V (Note 6)	-	_	100	μΑ
I <sub>CCL</sub>	Logic LOW Supply Current		V <sub>2</sub> - V <sub>3</sub> = 5.0 V V <sub>O</sub> = Open V <sub>CC</sub> = 5 V	_	1.0	4	mA
I <sub>CCH</sub>	Logic HIGH Supply Current		V <sub>CC</sub> = 18 V, V <sub>O</sub> = Open	-	0.01	4	μΑ
C <sub>IN</sub>	Input Capacitance		f = 1 mHz, V <sub>IN</sub> = 0 V (Pins 2 & 3, Pins 1 & 4 Open)	-	50		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Logic LOW output level at pin 6 occurs when  $V_{IN} \ge V_{TH_+}$  and when  $V_{IN} > V_{TH_-}$  once  $V_{IN}$  exceeds  $V_{TH_+}$ .

Logic HIGH output level at pin 6 occurs when  $V_{IN} \le V_{TH_-}$  and when  $V_{IN} < V_{TH_+}$  once decreases below  $V_{TH_-}$ .

#### SWITCHING CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
t <sub>PHL</sub>	Propagation Delay Time (to Output Low Level)	$R_L$ = 4.7 kΩ, $C_L$ = 30 pF (Note 7)		6.0	15	μs
t <sub>PLH</sub>	Propagation Delay Time (to Output High Level)	$R_L$ = 4.7 kΩ, $C_L$ = 30 pF (Note 7)		25.0	40	μs
t <sub>R</sub>	Output Rise Time (10%-90%)	$R_L = 4.7 \text{ k}\Omega, C_L = 30 \text{ pF}$		45		μs
t <sub>F</sub>	Output Fall Time (90%-10%)	$R_L = 4.7 \text{ k}\Omega, C_L = 30 \text{ pF}$		0.5		μs
ICM <sub>H</sub> I	Common Mode Transient Immunity (at Output High Level)	$I_{IN}$ = 0 mA, R <sub>L</sub> = 4.7 k $\Omega$ , V <sub>Omin</sub> = 2.0 V, V <sub>CM</sub> = 1400 V (Notes 8, 9)		4000		V/μs
ICM <sub>L</sub> I	Common Mode Transient Immunity (at Output Low Level)	$I_{IN}$ = 3.11 mA, $R_L$ = 4.7 k $\Omega$ , $V_{Omax}$ = 0.8 V, $V_{CM}$ = 1400 V (Notes 8, 9)		600		V/μs

# ISOLATION CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>ISO</sub>	Withstand Isolation Voltage	RH $\leq$ 50%, I <sub>I-O</sub> $\leq$ 10 $\mu$ A, t = 1 min, f = 50 Hz (Note 10, 11)	5,000	-	-	VAC <sub>RMS</sub>
R <sub>I-O</sub>	Resistance (Input to Output)	V <sub>IO</sub> = 500 V <sub>DC</sub> (Note 10)	1	10 <sup>12</sup>	ı	Ω
C <sub>I-O</sub>	Capacitance (Input to Output)	f = 1 MHz, V <sub>IO</sub> = 0 V <sub>DC</sub>	-	0.6	-	pF

<sup>7.</sup> T<sub>PHL</sub> propagation delay is measured from the 2.5 V level of the leading edge of a 5.0 V input pulse (1 μs rise time) to the 1.5 V level on the leading edge of the output pulse. T<sub>PLH</sub> propagation delay is measured on the trailing edges of the input and output pulse. (Refer to Fig. 10)

<sup>8.</sup> Common mode transient immunity in logic high level is the maximum tolerable (positive)  $dV_{cm}/dt$  on the leading edge of the common mode pulse signal  $V_{CM}$ , to assure that the output will remain in a logic high state (i.e.,  $V_O > 2.0$  V). Common mode transient immunity in logic low level is the maximum tolerable (negative)  $dV_{cm}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a logic low state (i.e.,  $V_O < 0.8$  V). Refer to Fig. 11.

In applications where dV<sub>cm</sub>/dt may exceed 50,000 V/μs (Such as static discharge), a series resistor, R<sub>CC</sub>, should be included to protect the detector chip from destructive surge currents. The recommended value for R<sub>CC</sub> is 240 V per volt of allowable drop in V<sub>CC</sub> (between pin 8 and V<sub>CC</sub>) with a minimum value of 240 Ω.

<sup>10.</sup> Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.

<sup>11.</sup> The 5000 VAC  $_{RMS}$ /1 min. capability is validated by a 6000 VAC  $_{RMS}$ /1 sec. dielectric voltage with stand test.

#### **TYPICAL PERFORMANCE CURVES**




Figure 2. Logic Low Supply Current vs.
Operating Supply Voltage




Figure 3. Input Current vs. Input Voltage




Figure 4. Input Current/Low Level Output Voltage vs. Temperature




Figure 5. Current Threshold/Voltage Threshold vs. Temperature




Figure 6. Propagation Delay vs. Temperature




Figure 7. Rise and Fall Time vs. Temperature

# TYPICAL PERFORMANCE CURVES (continued)




Figure 8. Logic High Supply Current vs. Temperature




Figure 9. External Threshold Characteristics  $V_{\pm}/V_{-}$  vs. Rx

## **TEST CIRCUITS**




Figure 10. Switching Test Circuit





Figure 11. Test Circuit for Common Mode Transient Immunity and Typical Waveforms

# **REFLOW PROFILE**



Profile Freature	Pb-Free Assembly Profile
Temperature Minimum (Tsmin)	150°C
Temperature Maximum (Tsmax)	200°C
Time (t <sub>S</sub> ) from (Tsmin to Tsmax)	60 to 120 s
Ramp-up Rate (t <sub>L</sub> to t <sub>P</sub> )	3°C/s maximum
Liquidous Temperature (T <sub>L</sub> )	217°C
Time (t <sub>L</sub> ) Maintained Above (T <sub>L</sub> )	60 to 150 s
Peak Body Package Temperature	260°C +0°C/-5°C
Time (t <sub>P</sub> ) within 5°C of 260°C	30 s
Ramp-down Rate (T <sub>P</sub> to T <sub>L</sub> )	6°C/s maximum
Time 25°C to Peak Temperature	8 minutes maximum

Figure 12. Reflow Profile


# **ORDERING INFORMATION**


Part Number	Package	Packing Method <sup>†</sup>
HCPL3700M	DIP 8-Pin	50 Units / Tube
HCPL3700SM	SMT 8-Pin (Lead Bend)	50 Units / Tube
HCPL3700SDM	SMT 8-Pin (Lead Bend)	1000 / Tape & Reel
HCPL3700VM	DIP 8-Pin, DIN EN/IEC60747-5-5 option	50 Units / Tube
HCPL3700SVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 option	50 Units / Tube
HCPL3700SDVM	SMT 8-Pin (Lead Bend), DIN EN/IEC 60747-5-5 option	1000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

**DATE 18 SEP 2017** 









DOCUMENT NUMBER:	98AON13446G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 9.655X6.6, 2.54P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 GW CASE 709AC ISSUE O

**DATE 31 JUL 2016** 





5.08 (MAX)


3.68-3.94

0.51 (MIN)

1.14-1.78

(0.78)

LAND PATTERN RECOMMENDATION



# NOTES:

2.54BSC

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

DOCUMENT NUMBER:	98AON13447G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 1	

0.41-0.56

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

HCPL3700M HCPL3700SVM HCPL3700VM HCPL3700SDM HCPL3700SDVM