

April 2018

FSL156MRIN Green-Mode Power Switch (FPS™)

Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdon (TSD) with Hysteresis, Output-Short Protection (OSP), and Under-Voltage Lockout (UV) Hysteresis, Line Over Voltage
- Low Operating Current (0.4m) in Bui Mc
- Internal Startup Circ
- Internal High-Volta Sense ET: 650V
- Built-in Sc -Start: 15
- Auto-, star viode

s oi' oilge.

Supply for Home Appliances, LCD Wonitors, as, and DVD Players

Description

n int rated Pulso The FSL156MRIN is Modulation (VM) co 'role and Sense FET specifically designed for fline witched Mode Power Supplies (SMPS) w. m. mai xternal components. The PWM ludes an integrated fixed-frequency over Voltage Protection (LOVP). Undercon. cille r, L. V. age ockout (UVLO), Leading Lage Blanking (LEB), opti zeu gate driver, interna soft-start, temperaturecompensated precise current sources for loop compensation, and sell-protection circuitry. Compared with a discrete MCSFET and P.V.V. controller solution, the FSL156MRIN reduces rotal cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform suited for cost-effective design of a tiypack converter.

Ordering Information

Part Number	Package ⁽¹⁾	Operating Junction Temperature	Current Limit (Typ.)		Output Power Table ⁽²⁾			
				(Max.)	230V _{AC} ±15%		85-265V _{AC}	
					Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾
FSL156MRIN	8-DIP	-40°C ~ +125°C	1.6A	2.2Ω	26W	40W	20W	30W

Notes:

- 1. Lead-free package per JEDEC J-STD-020B.
- 2. The junction temperature can limit the maximum output power.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- Maximum practical continuous power in an open-frame design at 50°C ambient temperature.

Application Circuit




Figure 1. Typical / pli us ' suit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Assignments (Top 'iew)

Pin Definitions

Pin#	Name	Description			
1	GND	Ground. This pin is ground and the SchseFET source.			
2	Vcc	Power Sup , is the positive supply input, which provides the internal operating current for oth stall positive supply input, which provides the internal operating			
3	FB	Fe .ck. his pir s internally connected to the inverting input of the PWM comparator. e collector opto-coupler is typically fied to this pin. For stable operation, a capacitor build be laced between this pin and GND. If the voltage of this pin reaches 7V, the overland cotection triggers, which shuts down the FPS.			
vided by resistors, is the input of this pin. If this pin voltage is higher than V _{INH} v LOVP triggers, vinich shuts down the FPS. Do not leave this pin floating. If LOVP tries pin should be directly connected to the GND.					
5	V _{SIR}	Startur. This pin is connected directly, or through a resistor, to the high-voltage DC link. At startur, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12V, the internal current source ($!_{CH}$) is disabled.			
6 7 8	Drain (SenseFET Drain. High-voltage power SenseFET drain connection.			


Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Min.	Max.	Unit	
V _{STR}	V _{STR} Pin Voltage		650	V		
V _{DS}	Drain Pin Voltage			650	V	
V _{CC}	V _{CC} Pin Voltage				26	V
V _{FB}	Feedback Pin Voltage			-0.3	10.0	V
V _{IN}	V _{IN} Pin Voltage	-0.3	100	V		
I _{DM}	Drain Current Pulsed				4	Α
	Continuous Switching D		90	(,5)		
I _{DS}	Continuous Switching D	rain Current		1	Ok	
E _{AS}	Single-Pulsed Avalanch		190	mJ		
P_D	Total Power Dissipation (T _C =25°C) ⁽⁷⁾				1.5	W
_	Maximum Junction Temperature				150	°C
TJ	Operating Junction Tem	-40	+125	C		
T _{STG}	Storage Temperature			-55	+150	O vc
FOD	Electrostatic Discharge Human Bot Model, FSD22			0//	4.5	137
ESD	Capability	Chare Mo	hary . Model, JESL22 C101		2.0	kV

Notes:

- 5. Repetitive peak switching cunnt when he inductive load is assumed. Iimited by maximum duty (D_{MAX}=0.73) and iunction temperature *Fig.* 4).
- 6. L=45mH, starting T 25°C.
- 7. Infinite cooling concorn (rei to the SEIM G30-88)
- 8. Although it is parame and antees IC operation, it does not guarantee all electrical characteristics.



Tigure 4. Repetitive Peak Switching Current

Thermal Impedance

T_A=25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
θ_{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	85	°C/W
Ψ_{JL}	Junction-to-Lead Thermal Impedance ⁽¹⁰⁾	11	°C/W

Notes:

- 9. JEDEC recommended environment, JESD51-2, and test board, JESD51-10, with minimum land pattern.
- 10. Measured on drain pin #7, close to the plastic interface.

Electrical Characteristics

 $T_J = 25^{\circ}C$ unless otherwise specified.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section			•		·	·
BV _{DSS}	Drain-Source Breakdown Voltage		V _{CC} =0V, I _D =250μA	650			V
I _{DSS}	Zero-Gate-Volta	age Drain Current	V _{DS} =520V, T _A =125°C			250	μA
R _{DS(ON)}	Drain-Source On-State Resistance		V _{GS} =10V, I _D =1A		1.8	2.2	Ω
C _{ISS}	Input Capacitance ⁽¹¹⁾		V _{DS} =25V, V _{GS} =0V, f=1MHz		515		pF
Coss	Output Capacitance ⁽¹¹⁾		V _{DS} =25V, V _{GS} =0V, f=1MHz		75		pF
t _r	Rise Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		2		ns
t _f	Fall Time		V_{DS} =325V, I_{D} =4A, R_{G} =25 Ω		5		ns
t _{d(on)}	Turn-On Delay		V _{DS} =325V, I _D =4A, R _G =25Ω		1.		กร
$t_{d(off)}$	Turn-Off Delay		V _{DS} =325V, I _D =4A, R _G =25Ω		32		ns
Control Sec	ction					111	•
f _S	Switching Frequency	uency ⁽¹¹⁾	V _{CC} =14V, V _{FB} =4V	31	67	73	kHz
Δf_{S}	Switching Frequ	uency Variation ⁽¹¹⁾	-25°C < T _J < ^		±5	±10	%
D _{MAX}	Maximum Duty	Ratio	V _{CC} = V, 3=4	(1)	67	73	%
D _{MIN}	Minimum Duty	Ratio	CC 4V, VFL 7V		26,	-10	%
I _{FB}	Feedback Source Current		V _{FB} =0	<u>65</u>	90	115	μΑ
V _{START}	UVLO Threshold Voltage		3=0V, √cc Sivcen	11	13/1	13	V
V _{STOP}			Awar Turn-on, VFB = 0V	7.0	7.5	8.0	V
t _{SS}	Internal Soft-Start T e		V _{STK} =40V, V _{CC} Sweep	160	15		ms
V _{RECOMM}	Recommer ed vcc h de		0, 0, 0,	13		23	V
Burst Mode	Section		100 OK		•		•
V _{BURH}		7 7	MILLE	0.45	0.50	0.55	V
V _{BURL}	Burst-Mot Voltage		V _{CC} =14V, V _{CS} Sweep	0.30	0.35	0.40	V
.,			7/1		150		mV
tectio	Section	5/2			•		•
M	Peak Drain Cur	rent L mit	di/dt=300mA/μs	1.45	1.60	1.75	Α
V _{SD}	Shurdown Feed	!hack Voltage	V _{CC} =14V, V _{FB} Sweep	6.45	7.00	7.55	V
IDELAY	Shutdown Dela		V _{CC} =14V, V _{FB} =4V	1.2	2.0	2.8	μA
t _{LE3}		Sanking Time ^(11,12)			300		ns
V _{OVP}	Over-Voitage P		V _{CC} Sweep	23.0	24.5	26.0	V
V _{INH}	Line Over-Volta Threshold Volta		V _{CC} =14V, V _{IN} Sweep	1.87	1.95	2.03	V
V _{INHYS}	Line Over-Voltage Protection Hysteresis		V _{CC} =14V, V _{IN} Sweep		0.06		V
t _{OSP}		Threshold Time	OSP Triggered when	0.7	1.0	1.3	μs
V _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold V _{FB}	ton <tosp &="" vfb="">VOSP</tosp>	1.8	2.0	2.2	V
t _{OSP_FB}	- I TOLECTION	V _{FB} Blanking Time	(Lasts Longer than t _{OSP_FB})	2.0	2.5	3.0	μs
TSD		_ (11)	Shutdown Temperature	125	135	145	°C
T _{HYS}	Thermal Shutdown Temperature ⁽¹¹⁾		Hysteresis		60		°C

Continued on the following page...

Electrical Characteristics (Continued)

 $T_J = 25^{\circ}C$ unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
Total Device Section									
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14V, V _{FB} =0V	0.3	0.4	0.5	mA			
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14V, V _{FB} =2V	1.1	1.5	1.9	mA			
I _{START}	Start Current	V _{CC} =11V (Before V _{CC} Reaches V _{START})	85	120	155	μA			
I _{CH}	Startup Charging Current	V _{CC} =V _{FB} =0V, V _{STR} =40V	0.7	1	1.3	mA			
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} =V _{FB} =0V, V _{STR} Sweep		6		V			

Notes:

- 11. These parameters are guaranteed; not 100% tested in production.
- 12. t_{LEB} includes gate turn-on time.

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.







Figure 5. Operating Supply Current (IOP) vs. TA

Figure 6. The switching Current (Iops) vs. TA







Figure 7. Startup Charging Current (Ich) vs. TA

Figure 8. Peak Drain Current Limit (I_{LIM}) vs. T_A







Figure 9. Feedback Source Current (IFB) vs. TA

Figure 10. Shutdown Delay Current (IDELAY) vs. TA

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.






Figure 11. UVLO Threshold Voltage (VSTART) vs. TA





Figure 1. U O The shold Vallage (V_{STOP}) vs. T_A



wire . Shut fown Feedback Voltage (Vo) vs. TA




Figure 15. Switching Frequency (fs) vs. TA

Figure 14. Over-Voltage Protection (V_{OVP}) vs. T_A





Figure 16. Maximum Duty Ratio (D_{MAX}) vs. T_A

Typical Performance Characteristics

Characteristic graphs are normalized at T_A=25°C.



1.20
1.15
1.10
1.05
1.00
0.95
0.90
0.85
0.80
-40'C -25'C 0'C 2.50'C '5'C 10'C 120'C 125 O

Figure 17. Line OVP (V_{INH}) vs. T_A

Figur 18. Tyster is of LOVF (VINHYS) vs. TA

Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{VCC}) connected to the V_{CC} pin, as illustrated in Figure 19. When V_{CC} reaches 12V, the FSL156MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5V.




Figure 19. Startup Block

2. Soft-Start: The internal soft-start circulars is PWM comparator inverting input may too her with the SenseFET current, slowly af startu. The typical soft-start time is 15ms. The switching device is processively in the correct working conditions for the transformers inductors, and apparents. The oltage on the output capacitors is processive, increased to smoothly establish a required coput voltage. This helps or event transformer naturation and reduces stress on the sondardic during startup.

- **3. Feedback Control**: This device employs Current-Mode control, as shown in Figure 20. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.
 - 3.1 Pulse-by-Pulse Current mit: Be ause Current-Mode control is employ a, the eak corrent through the SenseFET is limitary by the interval of PWM comparator (V_{FE}^* as the vining Figure 20. Assuming that the 90 IA cull into the interval response of the cathode voltage of diod $\nabla 2$ about about about a value of $\nabla 2$ becomes a value of the cathode of $\nabla 2$ is clamped at this litage. Therefore, the peak a use of the current and the SenseFET is limited.
 - 3.2 Leading-Fidge Blanking (LFE). At the instant the internal SenseFE1 is turned and a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} relistor leads to incorrect feedback operation in Current-Mode PWM control. To counter this effect, the LEB circuit inhibits the PWM comparator for t_{LEB} (30°ns, after the SenseFET is turned on.





Figure 20. Pulse Width Modulation Circuit

4. Protection Circuits: The FSL156MRIN has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0V, normal operation resumes. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost.



rigu 21 Auto-Restart Protection Waveforms

On Joad Protection (J.P.: Overload is defined as a load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. Holvever, even when the SMPS is in normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (Vout) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 2.5V, D1 is blocked and the 2.0µA current source starts to charge CFB slowly up. In this condition, VFB continues

increasing until it reaches 7.0V, when the switching operation is terminated, as shown in Figure 22. The delay for shutdown is the time required to charge C_{FB} from 2.5V to 7.0V with 2.0µA. A 25 \sim 50ms delay is typical for most applications. This protection is implemented as auto-restart.




Fig re 22. Overload Protection

nal Over-Current Protection (AOCP): the secondary rectifier clodes or the Vh. insi mer pins are shorted, a steep current with e. amely high didt can flow inrough the SenseFET during the minimum true-on time. Even though the FSI 156MF(IN has overload protection, it is not chough to protect the FSI 136MRIN in that abnormal nase; due to the severe corrent stress imposed on the SenseFET until CLP is triggered. The internal AOCP circuit is shown in Figure 23. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is chabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensingresistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 23. Abnormal Over-Current Protection

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turnon time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0V and the SenseFET turn-on time is lower than 1.0 μ s, this condition is recognized as an abnormal error and PWM switching shuts down until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 24.




Figure 24. Output-Shr . Prov. tio

- Over-Voltage **(**ケーク): 流 rotectio. secondary-side feed lock circuit maifunctions or a solder defect ા s a ppeni in the feedback path, the curren through opto-coupler transister become aln. Lere Then VFI climbs up in a si nilar manner to the over ad situation, forcing the preset axin in a remain be supplied to the SMPS until the verloa pr .ection is :riggered. because n ore ergy an required is provided to the subjut, the voltage may exceed ine rated voltage before the overload protection is triggered, resulting in the break lown of the devices in the secondary side. To prevent this situation, an OVF circuit is employed. In general, the V_{CC} is prepertional to the output voltage and the FSL156MRIN Uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5V.
- **4.5 Thermal Shutdown (TSD)**: The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds ~135°C, the thermal shutdown is triggered and stops operation. The FSL156MRIN operates in Auto-Restart Mode until the temperature decreases to around 75°C, when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased to an unwanted level, high line input voltage creates high-voltage stress on the entire system. To protect from this abnormal condition, LOVP is included. It is comprised of detecting $V_{\rm IN}$ using divided resistors. When $V_{\rm IN}$ is higher than 1.95V, this condition is recognized as an abnormal error and PWM switching shuts down until $V_{\rm IN}$ decreases to around 1.89V (60mV hysteresis).




Figure 25. Line Over-Voltage Protection

5 Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL156MRIN enters Burst-Mode operation. As the coal decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (350mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes he feedback voltage to rise. Once it passes V_{BURH} (500mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables SenseFET switching, reducing switching loss in Standby Mode.




Figure 26. Burst-Mode Operation

6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and an internal free-running oscillator at every switching instant. RFF effectively scatters EMI noise around typical switching frequency (67kHz) and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).







Figure 27. Random Frequency Fluctuation

Package Dimensions







NC TEL UNLESS OTHERWISE SPECIFIED

- A THIS PACKAGE CONFORMS TO
 - JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- CIDIMENSIONS ARE EXCLUSIVE OF BURRS.
 - MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 28. 8-Lead, MDIP, JEDEC MS-001, .300" Wide



ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and severally, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify an

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

FSL156MRIN