

# Surge and Over-Voltage Protection Switch for VBUS, CCx and SBUx

## FPF3188A

### Description

The FPF3188A features a surge and over voltage protection switch for power and signal paths based on USB type C/PD application.

The FPF3188A has Single Input Dual Output (SIDO) power paths. Channel one ( $V_{BUS}$  to  $V_{OUT}$ ) is an active-low, 28 V/5.5 A rated, power MOSFET switch with an internal clamp supporting surge protection, selectable OVP at 13.9 V or 21.9 V by GPIO. Channel two ( $V_{BUS}$  to SYS) is an active-high, 6 V/6 A rated, power MOSFET, fixed OVP at 5.25 V ( $\pm 250$  mV) and Reverse Current Blocking (RCB) during its OFF State.

The FPF3188A has negative 6 V block capability which can withstand unexpected reverse polarity power cable connection.

POK is paired with always ON LDO to power downstream devices when VBUS is greater than 2.7 V, regardless of OVLO, EN0, EN1 and EN2 State. This provides system power supply without battery.

FPF3188A has active discharge path at VBUS which can meet USB type C w/ PD compliance.

FPF3188A has CC1/2 and SBU1/2 signal paths, which offer  $\pm 22$  V surge protection and over voltage protection to protect system side.

CC1/2 has 26 V/1.5 A rated 150 m $\Omega$  switch with typ 5.65 V of OVP and integrated dead battery resistor at CC1/2\_C under unpowered or VPWR\_SIG < UVLO.

SBU1/2 has 26 V/50 mA rated 1  $\Omega$  switch with typ 4.9 V OVP and ultra low leakage current of typ 2 nA.

The FPF3188A is available in a 56-bump, 3.11 mm x 3.41 mm Wafer-Level Chip-Scale Package (WL-CSP) with 0.4 mm pitch.


### Features

- OVP Protection Switch for Power and Signal Paths with integrated TVS
- SIDO Power Paths ( $V_{BUS}$  to  $V_{OUT}/SYS$ )
- $\pm 200$  V Surge Protection at  $V_{BUS}$
- -6VDC Block at  $V_{BUS}$
- Low ON-Resistance
  - ♦  $V_{OUT}$  Path: typ 27 m $\Omega$
  - ♦ SYS Path: typ 33 m $\Omega$
- Selectable OVP Trip Level by GPIO
- Ultra fast OV Response Time: Typ 50 ns
- Always ON LDO Output, POK
- Active Discharge Path at  $V_{BUS}$
- Type-C Signal Paths (CC1/2 and SBU1/2)
- Dedicated VPWR\_SIG with UVLO
- $\pm 22$  V Surge Protection at CCx\_C and SBUx\_C



WL CSP56  
CASE 567XJ

### MARKING DIAGRAM



|    |                                      |
|----|--------------------------------------|
| 3Z | = Specific Device Code               |
| &K | = 2-Digits Lot Run Traceability Code |
| &2 | = 2-Digit Date Code Format           |
| &Z | = Assembly Plant Code                |
| &. | = Pin One Dot                        |

### ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

- Low ON-Resistance
  - ♦ CC1/2 Path: typ 150 m $\Omega$
  - ♦ SBU1/2 Path: typ 1  $\Omega$
- Fixed OVP Trip Level
- Integrated Dead Battery Resistor at CCx\_C
- Open Drain OVP FLAGB for Power and Signal Paths
- Over-Temperature Protection (OTP)

### Applications

- Mobile Handsets and Tablets

# FPF3188A

## APPLICATION DIAGRAM




Figure 1. Typical Application

### BLOCK DIAGRAM



PIN CONFIGURATION




Figure 3. Pin Configuration (Top View)




Figure 4. Pin Configuration (Bottom View)

PIN DEFINITIONS

| Name         | Bump                            | Type          | Description   |
|--------------|---------------------------------|---------------|---|
| VBUS         | A5, B1~B2, C1~C5, D1~D5, E2, E3 | Input/Supply  | Switch Input/Output and Power Paths Block Power Supply  |
| VOUT         | E1, F1~F3                       | Output/Supply | Switch Output/Input to Load   |
| SYS          | A1~A4                           | Output        | Switch Output to System   |
| POK          | E6                              | Output        | Regulated output according to VBUS  |
| EN2          | H7                              | Input         | Active HIGH for VBUS to SYS path. Internal pull-down resistor of 1 MΩ is included.  |
| EN1          | G7                              | Input         | Active LOW for VBUS to VOUT path. Path control is with both EN0 and EN1. Internal pull-down resistor of 1 MΩ is included.   |
| EN0          | E4                              | Input         | Active LOW for VBUS to VOUT path. Path control is with both EN0 and EN1. Internal pull-down resistor of 1 MΩ is included.   |
| SHDN         | F6                              | Input         | Active HIGH for whole device shutdown. Internal pull-down resistor of 1 MΩ is included.   |
| DIS          | E5                              | Input         | Active HIGH for discharge path at VBUS node. Internal pull-down resistor of 1 MΩ is included.   |
| OVLO_SEL     | F7                              | Input         | Over-Voltage Lockout Selection for VOUT path. Internal pull-down resistor of 1 MΩ is included. When OVLO_SEL = LOW then OVLO is set typ 13.9 V. When OVLO_SEL = HIGH then OVLO is set typ 21.9 V. |
| OV_PWR_FLAGB | F5                              | Output        | Open drain output for OV state for VOUT path. External pull-up resistor with bias voltage are required. If not used, leaves the pin floating.   |

## FPF3188A

### PIN DEFINITIONS (continued)

| Name         | Bump                           | Type         | Description   |
|--------------|--------------------------------|--------------|---|
| VPWR_SIG     | E7                             | Supply       | Signal Paths Block power supply   |
| OV_SIG_FLAGB | F4                             | Output       | Open drain output for OV state for CCx/SBUx path. External pull-up resistor with bias voltage are required. If not used, leaves the pin floating.                       |
| CC1_C        | H1                             | Input/Output | Connector side of CC1.<br>Connect with either CC1/2 of type C connector.<br>Integrated dead battery resistor of 5.1 kΩ is included, which is only valid when unpowered. |
| CC2_C        | H2                             | Input/Output | Connector side of CC2.<br>Connect with either CC1/2 of type C connector.<br>Integrated dead battery resistor of 5.1 kΩ is included, which is only valid when unpowered. |
| SBU1_C       | H3                             | Input/Output | Connector side of SBU1.<br>Connect with either SBU1/2 of type C connector.  |
| SBU2_C       | H4                             | Input/Output | Connector side of SBU2.<br>Connect with either SBU1/2 of type C connector.  |
| DNC          | G5, G6, H5, H6                 | Dummy        | Do not connect to any function nodes.<br>Recommended to connect these pins to ground.   |
| CC1          | G1                             | Input/Output | System side of CC1.<br>Connect with either CC1/2 of Type C controller.  |
| CC2          | G2                             | Input/Output | System side of CC2.<br>Connect with either CC1/2 of Type C controller.  |
| SBU1         | G3                             | Input/Output | System side of SBU1.<br>Connect with either SBU1/2 of Type C controller.  |
| SBU2         | G4                             | Input/Output | System side of SBU2.<br>Connect with either SBU1/2 of Type C controller.  |
| GND          | A6, A7, B6, B7, C6, C7, D6, D7 | GND          | Ground  |

### ORDERING INFORMATION

| Device      | Operating Temperature Range | Marking | Package  | Shipping†          |
|-------------|-----------------------------|---------|----------|--------------------|
| FPF3188AUCX | –40°C – +85°C               | 3Z      | WLCSP–56 | 5000 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

**Table 1. ABSOLUTE MAXIMUM RATINGS**

| Rating  |                                    | Symbol                              | Value        | Unit |
|---|------------------------------------|-------------------------------------|--------------|------|
| VBUS to GND & VBUS to VOUT = GND or Float                       |                                    | VBUS                                | −6 to 28     | V    |
| VOUT to GND   |                                    | VOUT                                | −0.3 to 28   | V    |
| CC1/2_C, SBU1/2_C to GND  |                                    | VSIG_C                              | −0.3 to 26   | V    |
| CC1/2, SBU1/2 to GND  |                                    | VSIG                                | −0.3 to 6    | V    |
| SYS to GND  |                                    | SYS                                 | −0.3 to 6    | V    |
| CC1/2, SBU1/2 to GND  |                                    | POK, VPWR                           | −0.3 to 6    | V    |
| EN(n), SHDN, DIS, OVLO_SEL, OV_PWR_FLAGB or OV_SIG_FLAGB to GND |                                    | V <sub>EN(n)_SHDN_DIS_OV_FLAG</sub> | −0.3 to 6    | V    |
| Continuous VBUS to VOUT Current                                 |                                    | I <sub>IN_VBUS_VOUT</sub>           | 5.5          | A    |
| Peak VBUS to VOUT Current (5 ms)                                |                                    |                                     | 11           | A    |
| Continuous VBUS to SYS Current                                  |                                    | I <sub>IN_VBUS_SYS</sub>            | 6            | A    |
| Peak VBUS to SYS Current (5 ms)                                 |                                    |                                     | 12           | A    |
| Continuous POK Current  |                                    | I <sub>IN_POK</sub>                 | 100          | mA   |
| Continuous CCx (VCONN) Current                                  |                                    | I <sub>IN_CCx</sub>                 | 1.5          | A    |
| Continuous SBUx Current   |                                    | I <sub>IN_SBUx</sub>                | 50           | mA   |
| Total Power Dissipation at T <sub>A</sub> = 25°C                |                                    | t <sub>PD</sub>                     | 2.6          | W    |
| Storage Junction Temperature                                    |                                    | T <sub>STG</sub>                    | −65 to +150  | °C   |
| Operating Junction Temperature                                  |                                    | T <sub>J</sub>                      | +150         | °C   |
| Lead Temperature (Soldering, 10 Seconds)                        |                                    | T <sub>L</sub>                      | +260         | °C   |
| Human Body Model, ANSI/ESDA/JEDEC JS−001                        | Electrostatic Discharge Capability | ESD                                 | 2            | kV   |
| Charged Device Model, JESD22−C101                               |                                    |                                     | 1            |      |
| Air Discharge at VBUS   | 15                                 |                                     |              |      |
| Contact Discharge at VBUS                                       | 3                                  |                                     |              |      |
| Contact Discharge at CCx_C, SBUx_C                              | 3                                  |                                     |              |      |
| V <sub>BUS</sub>  | IEC 61000−4−5                      | Surge                               | −200 to +200 | V    |
| CCx_C, SBUx_C   |                                    |                                     | −22 to +22   | V    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**Table 2. THERMAL CHARACTERISTICS**

| Rating   | Symbol           | Value | Unit |
|--|------------------|-------|------|
| Thermal Resistance, Junction–to–Ambient (1in. <sup>2</sup> pad of 2 oz. copper) (Note 1) | R <sub>θJA</sub> | 48    | °C/W |

1. Measured using 2S2P JEDEC std. PCB.

**Table 3. RECOMMENDED OPERATING RANGES**

| Rating  | Symbol               | Min | Max  | Unit |
|---|----------------------|-----|------|------|
| VBUS Operating Voltage                        | V <sub>BUS</sub>     | 2.7 | 21.5 | V    |
| CCx_C Operating Voltage                       | V <sub>CCx</sub>     | 0   | 5.5  | V    |
| SBUx_C Operating Voltage                      | V <sub>SBUx</sub>    | 0   | 4.6  | V    |
| VPWR_SIG Bias Voltage                         | V <sub>PWR_SIG</sub> | 2.7 | 5.5  | V    |
| Capacitance for VPWR_SIG                      | C <sub>PWR</sub>     | 1   | –    | μF   |
| Input Capacitance for VBUS                    | C <sub>IN</sub>      | 1   | –    | μF   |
| Output Capacitance for VOUT                   | C <sub>OUT</sub>     | 1   | –    | μF   |
| Capacitance for SYS                           | C <sub>SYS</sub>     | 4.7 | –    | μF   |
| Capacitance for POK                           | C <sub>POK</sub>     | 4.7 | –    | μF   |
| Ambient Operating Temperature, T <sub>A</sub> | T <sub>A</sub>       | –40 | 85   | °C   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# PPF3188A

**Table 4. ELECTRICAL CHARACTERISTICS**  $V_{BUS} = 2.7$  to  $21$  V,  $T_A = -40$  to  $85^\circ\text{C}$ ; Typical values are at  $V_{BUS} = 5$  V,  $I_{IN} \leq 1$  A,  $SHDN = EN0 = EN1 = EN2 = DIS = LOW$ ,  $OVLO\_SEL = GND$ ,  $VPWR\_SIG = 3.8$  V,  $SBUx\_C = 1.5$  V,  $CCx\_C = 5$  V,  $POK = Floating$ ,  $C_{IN} = 1$   $\mu\text{F}$  and  $T_A = 25^\circ\text{C}$ ; unless otherwise noted.

| Parameter   | Test Conditions  | Symbol               | Min  | Typ  | Max  | Unit             |
|---|--|----------------------|------|------|------|------------------|
| <b>Power Paths: SIDO (Single Input Dual Output) VBUS to VOUT and SYS Switch</b> |  |                      |      |      |      |                  |
| <b>BASIC OPERATION</b>  |  |                      |      |      |      |                  |
| Power Input Quiescent Current   | $V_{BUS} = 5$ V, $EN0 = EN1 = EN2 = LOW$   | $I_{Q\_PWR}$         | 80   | 160  | 250  | $\mu\text{A}$    |
|   | $V_{BUS} = 4$ V, $EN0 = EN1 = EN2 = HIGH$  |                      | 70   | 145  | 230  |                  |
| OVLO Supply Current   | $V_{BUS} = 15$ V, $V_{OUT} = 0$ V,<br>$EN0 = EN1 = EN2 = LOW$ ,<br>$OVLO\_SEL = GND$   | $I_{IN\_Q\_PWR}$     | 130  | 230  | 330  | $\mu\text{A}$    |
|   | $V_{BUS} = 5.5$ V, $SYS = 0$ V,<br>$EN0 = EN1 = EN2 = HIGH$  |                      | 70   | 150  | 250  | $\mu\text{A}$    |
| Shutdown Current  | $V_{BUS} = 4.4$ V, $SHDN = 1.8$ V  | $I_{SD}$             | –    | –    | 1    | $\mu\text{A}$    |
| Under-Voltage Trip Level  | $V_{BUS}$ Rising, $T_A = -40$ to $85^\circ\text{C}$  | $V_{BUS\_UVLO}$      | 2.35 | 2.5  | 2.65 | V                |
|   | $V_{BUS}$ Falling, $T_A = -40$ to $85^\circ\text{C}$   |                      | 2.2  | 2.35 | 2.5  | V                |
| Soft-Start Time   | Time from<br>$V_{BUS} = V_{BUS\_UVLO}$ to $0.1 \times POK$   | $T_{VBUS\_START}$    | –    | 30   | –    | ms               |
| VBUS Discharge Resistance   | $V_{BUS} = 5$ V, $DIS = 1.8$ V   | $R_{VBUS\_PD}$       | 450  | 600  | 750  | $\Omega$         |
| VBUS Discharge ON Delay Time  | $V_{OUT} = 5$ V<br>Time from $DIS = HIGH$ to Discharge path<br>ON  | $t_{VBUS\_DIS\_ON}$  | –    | 0.5  | –    | $\mu\text{s}$    |
| VBUS Discharge OFF Delay Time   | $V_{OUT} = 5$ V<br>Time from $DIS = LOW$ to Discharge path<br>OFF  | $t_{VBUS\_DIS\_OFF}$ | –    | 1    | –    | $\mu\text{s}$    |
| VBUS Discharge Time   | $V_{OUT} = \text{weak } 5$ V, $CBUS = 1$ $\mu\text{F}$ ,<br>$DIS = EN1 = LOW$ to $HIGH$<br>Time from $5$ V to $0.5$ V at $V_{BUS}$ | $t_{VBUS\_DIS}$      | –    | 3    | –    | ms               |
| Thermal Shutdown (Note 2)   |  | $T_{SDN}$            | –    | 140  | –    | $^\circ\text{C}$ |
| Thermal Shutdown Hysteresis (Note 2)  |  | $T_{SDN\_HYS}$       | –    | 20   | –    | $^\circ\text{C}$ |
| <b>INTERGRATED BI-DIRECTIONAL TVS</b>   |  |                      |      |      |      |                  |
| Positive Reverse Working Voltage  |  | $V_{RW\_P}$          | –    | –    | 28   | V                |
| Positive Breakdown Voltage  | $I_{IN} = 1$ mA  | $V_{BR\_P}$          | –    | 30   | –    | V                |
| Positive Clamping Voltage (Note 2)  | +200 V surge   | $V_{CL\_P}$          | –    | 31   | –    | V                |
| Negative Reverse Working Voltage  |  | $V_{RW\_N}$          | –6   | –    | –    | V                |
| Negative Breakdown Voltage  | $I_{IN} = -1$ mA   | $V_{BR\_N}$          | –    | –7   | –    | V                |
| Negative Clamping   | –200 V surge   | $V_{CL\_N}$          | –    | –6   | –    | V                |
| Voltage (Note 2)  |  |                      | –    | –    | –    |                  |
| <b>VBUS TO VOUT SWITCH</b>  |  |                      |      |      |      |                  |
| Over-Voltage Trip Level   | $V_{BUS}$ Rising, $OVLO\_SEL = GND$<br>$T_A = -40$ to $85^\circ\text{C}$   | $V_{OUT\_OVLO}$      | 13.5 | 13.9 | 14.3 | V                |
|   | $V_{BUS}$ Falling, $OVLO\_SEL = GND$<br>$T_A = -40$ to $85^\circ\text{C}$  |                      | 13.3 | 13.7 | 14.1 |                  |
|   | $V_{BUS}$ Rising, $OVLO\_SEL = HIGH$<br>$T_A = -40$ to $85^\circ\text{C}$  |                      | 21.4 | 21.9 | 22.4 |                  |
|   | $V_{BUS}$ Falling, $OVLO\_SEL = HIGH$<br>$T_A = -40$ to $85^\circ\text{C}$   |                      | 21.0 | 21.5 | 22.0 |                  |
| On-Resistance   | $V_{BUS} = 5$ V, $I_{OUT} = 200$ mA, $T_A = 25^\circ\text{C}$  | $R_{ON\_VOUT}$       | 20   | 27   | 36   | m $\Omega$       |
|   | $V_{BUS} = 12$ V, $I_{OUT} = 200$ mA, $T_A = 25^\circ\text{C}$   |                      | 20   | 27   | 36   |                  |
|   | $V_{BUS} = 20$ V, $I_{OUT} = 200$ mA, $T_A = 25^\circ\text{C}$   |                      | 20   | 27   | 36   |                  |
| Debounce Time   | Time from<br>$V_{BUS\_UVLO} < V_{BUS} < V_{BUS\_OVLO}$ to<br>$V_{OUT} = 0.1 \times V_{BUS}$  | $t_{DEB\_VOUT}$      | –    | 15   | –    | ms               |



# FPF3188A

**Table 4. ELECTRICAL CHARACTERISTICS**  $V_{BUS} = 2.7$  to  $21$  V,  $T_A = -40$  to  $85^\circ\text{C}$ ; Typical values are at  $V_{BUS} = 5$  V,  $I_{IN} \leq 1$  A,  $SHDN = EN0 = EN1 = EN2 = DIS = LOW$ ,  $OVLO\_SEL = GND$ ,  $VPWR\_SIG = 3.8$  V,  $SBUx\_C = 1.5$  V,  $CCx\_C = 5$  V,  $POK = Floating$ ,  $C_{IN} = 1$   $\mu\text{F}$  and  $T_A = 25^\circ\text{C}$ ; unless otherwise noted. (continued)

| Parameter   | Test Conditions   | Symbol                         | Min  | Typ  | Max  | Unit          |
|---|---|--------------------------------|------|------|------|---------------|
| VBUS TO VOUT SWITCH   |   |                                |      |      |      |               |
| Switch Turn-On Time   | $R_L = 100\ \Omega$ , $C_L = 1\ \mu\text{F}$ ,<br>$V_{OUT}$ from $0.1 \times V_{BUS}$ to $0.9 \times V_{BUS}$   | $t_{ON\_VOUT}$                 | –    | 0.4  | –    | ms            |
| Switch Turn-Off Time (Note 2)   | $R_L = 100\ \Omega$ , No $C_L$ ,<br>$V_{BUS} > V_{OUT\_OVLO}$ to<br>$V_{OUT} = 0.9 \times V_{BUS}$  | $t_{OFF\_VOUT}$                | –    | 50   | 90   | ns            |
| VOUT TO VBUS SWITCH (OTG MODE)  |   |                                |      |      |      |               |
| On-Resistance   | $V_{OUT} = 5\ \text{V}$ , $I_{BUS} = 200\ \text{mA}$ , $T_A = 25^\circ\text{C}$   | $R_{ON\_OTG}$                  | 20   | 27   | 36   | m $\Omega$    |
| ON Delay Time   | $V_{OUT} = 5\ \text{V}$ ,<br>Time from $EN0 = EN1 = \text{HIGH}$<br>→ LOW to $V_{BUS} = 0.1 \times V_{OUT}$   | $t_{DON\_OTG}$                 | –    | 20   | –    | ms            |
| Switch Turn-On Time   | $V_{OUT} = 5\ \text{V}$ , $R_L = 10\ \Omega$ , $C_L = 1\ \mu\text{F}$ ,<br>$V_{BUS}$ from $0.1 \times V_{OUT}$ to $0.9 \times V_{OUT}$  | $t_{ON\_OTG}$                  | –    | 700  | –    | $\mu\text{s}$ |
| OFF Delay Time  | $V_{OUT} = 5\ \text{V}$ ,<br>Time from $EN0 = EN1 = \text{LOW}$<br>→ HIGH to $V_{BUS} = 0.9 \times V_{OUT}$   | $t_{DOFF\_OTG}$                | –    | 85   | –    | $\mu\text{s}$ |
| Switch Turn-Off Time  | $V_{OUT} = 5\ \text{V}$ , $R_L = 1\ \text{k}\Omega$ , $C_L = 1\ \mu\text{F}$ ,<br>$EN0 = EN1 = \text{LOW} \rightarrow \text{HIGH}$<br>$V_{BUS}$ from $0.9 \times V_{OUT}$ to $0.1 \times V_{OUT}$ | $t_{OFF\_OTG}$                 | –    | 4    | –    | ms            |
| VBUS TO SYS SWITCH  |   |                                |      |      |      |               |
| Over-Voltage Trip Level   | $V_{BUS}$ Rising, $T_A = -40$ to $85^\circ\text{C}$   | $V_{SYS\_OVLO}$                | 5.00 | 5.25 | 5.50 | V             |
|   | $V_{BUS}$ Falling, $T_A = -40$ to $85^\circ\text{C}$  |                                | 4.8  | –    | 5.3  |               |
| On-Resistance   | $V_{BUS} = 3\ \text{V}$ , $I_{OUT} = 200\ \text{mA}$ , $T_A = 25^\circ\text{C}$   | $R_{ON\_SYS}$                  | 28   | 33   | 40   | m $\Omega$    |
| Reverse Current (Note 2)  | $V_{BUS} = 0\ \text{V}$ , $SYS = 4.4\ \text{V}$ , $T_A = 25^\circ\text{C}$  | $I_{RCB}$                      | 0.1  | 2    | 100  | nA            |
| Debounce Time   | Time from<br>$V_{BUS\_UVLO} < V_{BUS} < V_{BUS\_OVLO}$<br>to $SYS = 0.1 \times V_{BUS}$   | $t_{DEB\_SYS}$                 | –    | 15   | –    | ms            |
| Switch Turn-On Time   | $R_L = 100\ \Omega$ , $C_L = 1\ \mu\text{F}$ ,<br>$V_{OUT}$ from $0.1 \times V_{BUS}$ to $0.9 \times V_{BUS}$   | $t_{ON\_SYS}$                  | –    | 0.3  | –    | ms            |
| Switch Turn-Off Time (Note 2)   | $R_L = 100\ \Omega$ , No $C_L$ ,<br>$V_{BUS} > V_{SYS\_OVLO}$ to $SYS = 0.9 \times V_{BUS}$   | $t_{OFF\_SYS}$                 | –    | 50   | 90   | ns            |
| POK   |   |                                |      |      |      |               |
| POK Output Voltage  | $V_{BUS} = 5\ \text{V}$ , $I_{\_POK} = 0\ \text{mA}$ , $T_A = 25^\circ\text{C}$   | POK                            | 3.6  | 3.8  | 4.0  | V             |
|   | $V_{BUS} = 20\ \text{V}$ , $I_{\_POK} = 0\ \text{mA}$ , $T_A = 25^\circ\text{C}$  |                                | 3.6  | 3.8  | 4.0  |               |
|   | $V_{BUS} = 5\ \text{V}$ , $I_{\_POK} = 100\ \text{mA}$ , $T_A = 25^\circ\text{C}$   |                                | 3.6  | 3.8  | 4.0  |               |
|   | $V_{BUS} = 20\ \text{V}$ , $I_{\_POK} = 100\ \text{mA}$ , $T_A = 25^\circ\text{C}$  |                                | 3.6  | 3.8  | 4.0  |               |
| DIGITAL SIGNALS   |   |                                |      |      |      |               |
| FLAGB Output LOW Voltage<br>OV_PWR_FLAGB                                | $V_{I/O} = 1.8\ \text{V}$ , $R_{PU} = 100\ \text{k}\Omega$  | $V_{FLAGB\_PWR\_OL}$           | 0.01 | –    | 0.4  | V             |
| FLAGB Assertion Delay Time<br>OV_PWR_FLAGB                              | Time from $V_{BUS} = V_{OUT\_OVLO}$ to<br>OV_PWR_FLAGB assertion  | $t_{FLAGB\_PWR\_DELAY}$        | –    | –    | 3    | $\mu\text{s}$ |
| FLAGB Recovery de-bounce Time<br>OV_PWR_FLAGB                           | Time from $V_{BUS} = V_{OUT\_OVLO}$ to<br>OV_PWR_FLAGB de-assertion   | $t_{FLAGB\_PWR\_REC}$          | –    | 15   | –    | ms            |
| Internal Pull-Down Resistor at EN0,<br>EN1, EN2, DIS, OVLO_SEL and SHDN |   | $R_{PD\_EN(n)\_DIS\_OV\_SHDN}$ | 0.7  | 1    | 1.3  | M $\Omega$    |
| Logic Enable HIGH Voltage   | $V_{BUS}$ operating range   | $V_{IH\_EN(n)\_DIS\_OV\_SHDN}$ | 1.2  | –    | –    | V             |
| Logic Enable LOW Voltage  | $V_{BUS}$ operating range   | $V_{IL\_EN(n)\_DIS\_OV\_SHDN}$ | –    | –    | 0.5  | V             |
| POK Leakage Current   | $V_{POK} = 5\ \text{V}$ , $V_{BUS} = 0\ \text{V}$   | $I_{POK\_LEAK}$                | 0.1  | –    | 1    | $\mu\text{A}$ |

# FPF3188A

**Table 4. ELECTRICAL CHARACTERISTICS**  $V_{BUS} = 2.7$  to  $21$  V,  $T_A = -40$  to  $85^\circ\text{C}$ ; Typical values are at  $V_{BUS} = 5$  V,  $I_{IN} \leq 1$  A,  $SHDN = EN0 = EN1 = EN2 = DIS = LOW$ ,  $OVLO\_SEL = GND$ ,  $VPWR\_SIG = 3.8$  V,  $SBUx\_C = 1.5$  V,  $CCx\_C = 5$  V,  $POK = Floating$ ,  $C_{IN} = 1$   $\mu\text{F}$  and  $T_A = 25^\circ\text{C}$ ; unless otherwise noted. (continued)

| Parameter                                    | Test Conditions | Symbol | Min | Typ | Max | Unit |
|--|-----------------|--------|-----|-----|-----|------|
| <b>Signal Paths: CC1/2 AND SBU1/2 Switch</b> |                 |        |     |     |     |      |

## BASIC OPERATION

|                                |  |                 |      |      |      |               |
|--------------------------------|--|-----------------|------|------|------|---------------|
| Signal Input Quiescent Current | $VPWR\_SIG = 3.8$ V, $VBUS = 0$ V  | $I_{Q\_SIG}$    | 30   | 44   | 60   | $\mu\text{A}$ |
|                                | $VPWR\_SIG = 2.2$ V, $VBUS = 0$ V  |                 | 0.45 | 1    | 3    |               |
| Under-Voltage Trip Level       | $VPWR\_SIG$ Rising, $T_A = -40$ to $85^\circ\text{C}$                              | $V_{PWR\_UVLO}$ | 2.4  | 2.52 | 2.65 | V             |
|                                | $VPWR\_SIG$ Falling, $T_A = -40$ to $85^\circ\text{C}$                             |                 | 2.25 | 2.38 | 2.5  |               |
| Debounce Time                  | Time from $VPWR\_SIG > V_{PWR\_UVLO}$ to $CCx/SBUx = 0.1 \times CCx\_C/SBUx\_C$    | $t_{DEB\_SIG}$  | –    | 5    | –    | ms            |
| Switch Turn-Off Time (Note 2)  | $R_L = 10$ M $\Omega$ , No CL, $VSIG\_C > V_{UVLO}$ to $VSIG = 0.9 \times V_{BUS}$ | $t_{OFF\_SIG}$  | –    | 50   | 90   | ns            |

## CC1 AND CC2 SWITCH

|                                     |   |                 |      |      |      |            |
|-------------------------------------|---|-----------------|------|------|------|------------|
| On-Resistance                       | $I_{OUT} = 100$ mA, $T_A = 25^\circ\text{C}$                                  | $R_{ON\_CCx}$   | 70   | 150  | 250  | m $\Omega$ |
| Over-Voltage Trip Level             | $CCx\_C$ Rising, $T_A = -40$ to $85^\circ\text{C}$                            | $V_{CCx\_OVLO}$ | 5.40 | 5.65 | 5.75 | V          |
|                                     | $CCx\_C$ Falling, $T_A = -40$ to $85^\circ\text{C}$                           |                 | 5.30 | 5.55 | 5.65 | V          |
| On-Capacitance (Note 2)             | $CCx\_C = 0 \sim 1.2$ V, Freq = 400 kHz                                       | $C_{ON\_CCx}$   | –    | 30   | –    | pF         |
| Off-Capacitance (Note 2)            | $CCx\_C = 0 \sim 1.2$ V, Freq = 400 kHz, $VPWR\_SIG < UVLO$                   | $C_{OFF\_CCx}$  | –    | 80   | –    | pF         |
| ON Band Width (Note 2)              | –3 dB BW from $CCx\_C$ to $CCx$ , $R_L = 50$ $\Omega$ , $C_L = 200$ pF, SDD21 | $BW_{CCx}$      | –    | 10   | –    | MHz        |
| $CCx\_C$ to GND Resistance (Note 2) | $CCx\_C = 4.4$ V, Freq = 10 Hz  | $R_{CCx\_C}$    | 5    | –    | –    | M $\Omega$ |
| Integrated Dead BAT Resistance      | $VPWR\_SIG < VPWR\_UVLO$ , $CCx\_C = 2.6$ V, $T_A = 25^\circ\text{C}$         | $R_{DEAD\_BAT}$ | 4.1  | 5.1  | 6.1  | k $\Omega$ |
|                                     | (Only valid when unpowered)   |                 |      |      |      |            |

## SBU1 AND SBU2 SWITCH

|                                      |  |                  |      |      |      |            |
|--------------------------------------|--|------------------|------|------|------|------------|
| On-Resistance                        | $I_{OUT} = 30$ mA, $T_A = 25^\circ\text{C}$                            | $R_{ON\_SBUx}$   | 0.6  | 0.8  | 1.0  | $\Omega$   |
| Over-Voltage Trip Level              | $SBUx\_C$ Rising, $T_A = -40$ to $85^\circ\text{C}$                    | $V_{SBUx\_OVLO}$ | 4.75 | 4.9  | 5.0  | V          |
|                                      | $SBUx\_C$ Falling, $T_A = -40$ to $85^\circ\text{C}$                   |                  | 4.6  | 4.75 | 4.85 | V          |
| On-Capacitance (Note 2)              | $SBUx\_C = 0.1$ V, Freq = 1 MHz  | $C_{ON\_SBUx}$   | –    | 20   | –    | pF         |
| Band Width (Note 2)                  | –3 dB BW from $SBUx\_C$ to $SBUx$ , $R_L = 50$ $\Omega$ , $C_L = 5$ pF | $BW_{SBUx}$      | –    | 100  | –    | MHz        |
| $SBUx\_C$ to GND Resistance (Note 2) | $SBUx\_C = 4.4$ V, Freq = 10 Hz  | $R_{SBUx\_C}$    | 5    | –    | –    | M $\Omega$ |
| $SBUx\_C$ Leakage Current (Note 2)   | $SBUx\_C = 2.0$ V, $SBUx = floating$ , $T_A = 25^\circ\text{C}$        | $I_{SBUx\_Leak}$ | 0.01 | 0.2  | 1    | nA         |

## DIGITAL SIGNALS

|   |  |                         |      |   |     |               |
|---|--|-------------------------|------|---|-----|---------------|
| FLAGB Output LOW Voltage<br>$OV\_SIG\_FLAGB$      | $VI/O = 1.8$ V, $R_{PU} = 100$ k $\Omega$                      | $V_{FLAGB\_SIG\_OL}$    | 0.01 | – | 0.4 | V             |
| FLAGB Assertion Delay Time<br>$OV\_SIG\_FLAGB$    | Time from $Pin\_C = V_{OVLO}$ to $OV\_SIG\_FLAGB$ assertion    | $t_{FLAGB\_SIG\_DELAY}$ | –    | – | 3   | $\mu\text{s}$ |
| FLAGB Recovery De-bounce Time<br>$OV\_SIG\_FLAGB$ | Time from $Pin\_C = V_{OVLO}$ to $OV\_SIG\_FLAGB$ de-assertion | $t_{FLAGB\_SIG\_REC}$   | –    | 8 | –   | ms            |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Guaranteed by design and characterization.

# FPF3188A

## OPERATIONS

### VBUS TO VOUT PATH (CHARGING MODE) ON/OFF BY EN0 AND EN1 (VBUS > UVLO)

| EN0  | EN1  | SHDN | VBUS to VOUT Path |
|------|------|------|-------------------|
| LOW  | LOW  | LOW  | ON (Closed)       |
| LOW  | HIGH | LOW  | OFF (Open)        |
| HIGH | X    | LOW  | OFF (Open)        |
| X    | X    | HIGH | OFF (Open)        |

### VOUT TO VBUS PATH (OTG MODE) ON/OFF BY VPWR\_SIG AND VOUT (EN0 = EN1 = LOW)

| VPWR_SIG | VOUT > VBUS | SHDN | VOUT to VBUS Path        |
|----------|-------------|------|--------------------------|
| < UVLO   | X           | LOW  | OFF (Open)               |
| > UVLO   | YES         | LOW  | ON (Closed), OTG Mode    |
| > UVLO   | NO          | LOW  | ON (Closed), Charge Mode |
| X        | X           | HIGH | OFF (Open)               |

### VBUS TO SYS PATH (FACTORY TEST MODE) ON/OFF BY EN2

| EN2  | SHDN | VBUS to SYS Path |
|------|------|------------------|
| LOW  | LOW  | OFF (Open)       |
| HIGH | LOW  | ON (Closed)      |
| X    | HIGH | OFF (Open)       |

### SIGNAL PATHS (CCx AND SBUX) ON/OFF BY VPWR\_SIG AND VBUS

| VBUS   | VPWR_SIG | SHDN | Signal Paths | Dead BAT on CCx_C                    |
|--------|----------|------|--------------|--------------------------------------|
| < UVLO | < UVLO   | LOW  | OPEN         | 5.1 kΩ R <sub>DEAD_BAT</sub> is seen |
| > UVLO | X        | LOW  | CLOSED       | Floating                             |
| X      | > UVLO   | LOW  | CLOSED       | Floating                             |
| X      | X        | HIGH | OPEN         | Floating                             |

TIMING DIAGRAMS

VBUS to VOUT Path




Figure 5. VBUS to VOUT Power Up/Down and Normal Operation (EN0 = LOW)






Figure 6. VBUS to VOUT OVLO Operation (EN0 = EN1 = LOW)

# FPF3188A



**Figure 7. Always ON Based POK Operation (EN0 = X, EN1 = X, EN2 = X & SHDN = LOW)**



**Figure 8. VBUS Discharge Operation by DIS Pin (EN0 = X, EN1 = X, EN2 = X, SHDN = LOW & VOUT = weak 5 V)**

VOUT to VBUS Path (OTG Mode)



Figure 9. OTG Mode Operation (VOUT = 5 V, VPWR\_SIG > UVLO)

VBUS to SYS Path




Figure 10. VBUS to SYS Power Up/Down and Normal Operation




Figure 11. VBUS to SYS OVLO Operation (EN2 = HIGH)




Figure 12. Overall Power Path ON/OFF Operation (EN0 = SHDN = LOW)




Figure 13. Integrated TVS IV Curve at VBUS

CCx/SBUx Path




Figure 14. CCx\_C/SBUx\_C to CCx/SBUx Power Up/Down (VBUS < UVLO)




Figure 15. CCx\_C to CCx OVLO Operation (Either VBUS or VPWR\_SIG > UVLO)




Figure 16. SBUx\_C to SBUx OVLO Operation (Either VBUS or VPWR\_SIG > UVLO)







### WLCSP56 3.11x3.41x0.599

CASE 567XJ  
ISSUE O

DATE 12 FEB 2019



TOP VIEW




SIDE VIEW

DETAIL A


#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DATUM C APPLIES TO THE SPHERICAL CROWN OF THE SOLDER BALLS

| DIM | MILLIMETERS |       |       |
|-----|-------------|-------|-------|
|     | MIN.        | NOM.  | MAX.  |
| A   | 0.558       | 0.599 | 0.640 |
| A1  | 0.174       | 0.194 | 0.214 |
| A2  | 0.362       | 0.380 | 0.398 |
| A3  | 0.022       | 0.025 | 0.028 |
| b   | 0.240       | 0.260 | 0.280 |
| D   | 3.080       | 3.110 | 3.140 |
| E   | 3.380       | 3.410 | 3.440 |
| e   | 0.40 BSC    |       |       |
| x   | 0.340       | 0.355 | 0.370 |
| y   | 0.290       | 0.305 | 0.320 |



BOTTOM VIEW



RECOMMENDED  
MOUNTING FOOTPRINT  
(NSMD PAD TYPE)

|                         |                                |   |
|-------------------------|--------------------------------|---|
| <b>DOCUMENT NUMBER:</b> | <b>98AON02422H</b>             | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>WLCSP56 3.11x3.41x0.599</b> | <b>PAGE 1 OF 1</b>  |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[onsemi:](#)

[FPF3188AUCX](#)