

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

July 2005

FDS5672 N-Channel PowerTrench<sup>®</sup> MOSFET

## FAIRCHILD

SEMICONDUCTOR®

## FDS5672

## N-Channel PowerTrench<sup>®</sup> MOSFET

### **60V, 12A, 10m** $\Omega$

### Features

- $r_{DS(ON)} = 10m\Omega$ ,  $V_{GS} = 10V$ ,  $I_D = 12A$
- $r_{DS(ON)} = 14m\Omega$ ,  $V_{GS} = 6V$ ,  $I_D = 10A$
- High performance trench technology for extremely low <sup>r</sup>DS(ON)
- Low gate charge
- High power and current handling capability

## Applications


DC/DC converters

## **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\mbox{DS}(ON)}$  and fast switching speed.



Branding Dash




Symbol	Parameter					Ratings		
DSS	Drain to Source Voltage				60			V
GS	Gate to Source Voltage					±20		V
	Drain Cur	rent						
)	Continuou	us (T <sub>C</sub> = 25 °C, V <sub>GS</sub> = 10\	$/, R_{\theta JA} = 50^{\circ}C/W$			12		Α
	Continuou	is (T <sub>C</sub> = 25 °C, V <sub>GS</sub> = 6V,	$R_{\theta JA} = 50^{\circ}C/W$		10			
	Pulsed				Figure 4			Α
AS	Single Pu	lse Avalanche Energy (No	ote 1)		245			mJ
D	Power dis	sipation			2.5			W
D	Derate ab	ove 25°C				20		mW/º
J, T <sub>STG</sub>	Operating	and Storage Temperatur	e			-55 to 150	)	°C
herma	+	cteristics Resistance Junction to Ca	se (Note 2)			25		°C/W
				de (Note 3)		50		°C/W
R <sub>eja</sub>		Resistance Junction to An Resistance Junction to An		, ,		85		°C/W
	Marki							-
		ng and Ordering	i		<u> </u>		<u> </u>	
Device N	-	Device	Package	Reel Size	Tape Width		Quantity	
Symbol	al Chara	FDS5672 acteristics T <sub>C</sub> = 25 Parameter	1	330mm e noted Conditions	12 Min	2mm Typ	2500 Max	) units Units
Symbol		Acteristics T <sub>C</sub> = 25 Parameter	°C unless otherwis	e noted		•	I	i
Symbol Off Chara	al Chara	Acteristics T <sub>C</sub> = 25 Parameter	<sup>2</sup> C unless otherwise Test (	e noted Conditions		•	I	) units Units V
Symbol Off Chara B <sub>VDSS</sub>	al Chara	Acteristics T <sub>C</sub> = 25 Parameter S ource Breakdown Voltage	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A,$ $V_{DS} = 50V$	e noted Conditions V <sub>GS</sub> = 0V	Min	Тур	I	Units V
Symbol Off Chara	al Chara	Acteristics T <sub>C</sub> = 25 Parameter	<sup>2</sup> C unless otherwise Test C $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$	e noted Conditions	<b>Min</b> 60	Тур	Max -	Units
Symbol Off Chara	al Chara cteristics Drain to S Zero Gate	Acteristics T <sub>C</sub> = 25 Parameter S ource Breakdown Voltage	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A,$ $V_{DS} = 50V$	e noted Conditions V <sub>GS</sub> = 0V	<b>Min</b> 60 -	- -	<b>Max</b> - 1	Units V
Symbol off Chara	al Chara cteristics Drain to S Zero Gate	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current	<sup>2</sup> C unless otherwise Test C $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$	e noted Conditions V <sub>GS</sub> = 0V	Min 60 -	- - -	- 1 250	Units V μA
Symbol off Chara ovdss oss oss on Chara	al Chara cteristics Drain to S Zero Gate Gate to S cteristics	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current	<sup>2</sup> C unless otherwise Test C $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$	Min 60 -	- - -	- 1 250	Units V μA
Symbol Off Chara BVDSS DSS GSS On Chara	al Chara cteristics Drain to S Zero Gate Gate to S cteristics	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$	Min 60 - -	- - -	- 1 250 ±100	Units V μA nA
Symbol Off Chara Byddss Ddss Gss On Chara (Gs(TH)	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current Source Threshold Voltage	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}$ ,	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V	Min 60 - - 2	- - - - -	- 1 250 ±100	Units V μA nA
Symbol Off Chara Byddss Ddss Gss On Chara V <sub>GS(TH)</sub>	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $I_D = 12A, V_G$ $I_D = 12A, V_G$ $I_D = 12A, V_G$ $I_D = 12A, V_G$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V S = 6V,	Min 60 - - 2	- - - - 0.0088 0.012	Max           -           1           250           ±100           4           0.010           0.014	Units V μA nA
Symbol Off Chara 3 <sub>VDSS</sub> DSS GSS	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current Source Threshold Voltage	<sup>2</sup> C unless otherwise Test ( $P_{D} = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}$ , $I_{D} = 12A$ , $V_{G}$ $I_{D} = 10A$ , $V_{G}$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V S = 6V,	Min 60 - - 2	Typ - - - - 0.0088	Max           -           1           250           ±100           4           0.010	Units V μA nA
Symbol Off Chara 3vDss Dss Gss On Chara /Gs(TH) Ds(ON)	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current Source Threshold Voltage ource On Resistance	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $I_D = 12A, V_G$ $I_D = 12A, V_G$ $I_D = 12A, V_G$ $I_D = 12A, V_G$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V S = 6V,	Min 60 - - 2	- - - - 0.0088 0.012	Max           -           1           250           ±100           4           0.010           0.014	Units V μA nA V
Symbol Off Chara DSS DSS DN Chara (GS(TH) DS(ON) DS(ON)	al Chara cteristic: Drain to S Zero Gate Gate to S Gate to S Gate to S Drain to S	Acteristics T <sub>C</sub> = 25 Parameter S ource Breakdown Voltage Voltage Drain Current ource Leakage Current S ource Threshold Voltage ource On Resistance	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 120V$ $V_{GS} = 120V$ $I_D = 12A, V_G$ $I_D = 12A, V_G$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V S = 6V, S = 10V, $T_S = 10V$ , $T_S = 10$	Min 60 - - 2	- - - - 0.0088 0.012	Max           -           1           250           ±100           4           0.010           0.014	Units V μA nA V
Symbol Off Chara BVDSS DSS GSS On Chara (GS(TH) DS(ON) DS(ON)	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S Drain to S Characte Input Cap Output Cap	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Source Leakage Current Source Threshold Voltage ource On Resistance eristics acitance apacitance	<sup>2</sup> C unless otherwise Test ( $P_{D} = 250\mu A$ , $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 120V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{CS} = \pm 20V$ $V_{CS} = \pm 20V$ $V_{CS} = \pm 20V$ $V_{CS} = \pm 20V$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_D = 250\mu A$ S = 10V S = 6V, S = 10V, $T_S = 10V$ , $T_S = 10$	Min 60 - - 2 - - - - -	- - - - 0.0088 0.012 0.016	Max           -           1           250           ±100           4           0.010           0.014           0.023	Units V μA nA V
Symbol off Chara SVDSS DSS DSS DSS DSS DSS DSS D	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S Drain to S Characte Input Cap Output Cap	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $I_D = 12A, V_{G}$ $I_D = 12A, V_{G}$ $T_C = 150^{\circ}C$ $V_{DS} = 25V, Y$ f = 1MHz	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $I_D = 250\mu A$ S = 10V S = 6V, S = 10V, $V_{GS} = 0V$ , $V_{GS} = 0V$ ,	Min 60 - - 2 - - - -	- - - 0.0088 0.012 0.016	Max           -           1           250           ±100           4           0.010           0.014           0.023           -	Units V μA nA V Ω
Symbol Off Chara 3VDSS DSS DSS DSS DSS DN Chara Coss	al Chara cteristics Drain to S Zero Gate Gate to S Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse 1 Gate Res	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current burce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance upacitance fransfer Capacitance stance	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{DS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $V_{DS} = 25V, Y$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 10V$ $T_S = 10V$ $T_$	Min 60 - - 2 - - - - - -	- - - - 0.0088 0.012 0.016 2200 410	Max           -           1           250           ±100           4           0.010           0.014           0.023           -           -           -           -           -	Units V μA nA V Ω pF
Symbol Off Chara SVDSS DSS DSS DSS DSS DSS DSS D	al Chara cteristics Drain to S Zero Gate Gate to S Cteristics Gate to S Drain to S Characte Input Cap Output Ca Reverse 1 Gate Res	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance upacitance Transfer Capacitance	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{DS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $V_{DS} = 25V, V$ f = 1MHz $V_{GS} = 0.5V, V_{G}$ $V_{GS} = 0V$ to	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 10V$ $T_C = 1$	Min 60 - - 2 - - - - - - - - - - - - -	- - - - 0.0088 0.012 0.016 2200 410 130	Max         -         1         250         ±100         4         0.010         0.014         0.023         -         -         -         -         -         -         -         -         -         -         -	Units V μA nA V Ω pF pF pF
Symbol Off Chara SVDSS DSS DSS DSS DSS DN Chara CASS COSS COSS COSS COSS COSS COSS COSS CASS COSS COSS CASS COSS CASS COSS COSS CASS COSS CASS COSS CASS COSS CASS COSS CASS COSS CASS COSS COSS CASS COS	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S Drain to S Cteristics Gate to S Cteristics Cteristi	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance pacitance ransfer Capacitance Stance Charge at 10V Gate Charge	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{DS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $V_{DS} = 25V, Y$	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 10V$ $T_C = 10V$ $T_$	Min 60 - - - - - - - - - - - - -	- - - - 0.0088 0.012 0.016 2200 410 130 1.4	Max         -         1         250         ±100         4         0.010         0.014         0.023         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	Units V μA nA V Ω pF pF Ω
Symbol Off Chara SVDSS DSS DSS DSS DSS DN Chara CASS COSS COSS COSS COSS COSS COSS COSS CASS COSS COSS CASS COSS CASS COSS COSS CASS COSS CASS COSS CASS COSS CASS COSS CASS COSS CASS COSS COSS CASS COS	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteri	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance pacitance Transfer Capacitance stance 2 Charge at 10V Gate Charge Durce Gate Charge	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{DS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $V_{DS} = 25V, V$ f = 1MHz $V_{GS} = 0.5V, V_{G}$ $V_{GS} = 0V$ to	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 10V$ S = 10V S = 10V S = 10V $T_C = 10V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$	Min 60 - - 2 - - - - - - - - - - - - -	Typ           -           -           -           -           0.0088           0.012           0.016           2200           410           130           1.4           34	Max         -         1         250         ±100         4         0.010         0.014         0.023         -         -         -         -         -         -         -         -         -         -         45	V μA nA V Ω pF pF pF
Symbol Off Chara 3 <sub>VDSS</sub> DSS GSS On Chara / <sub>GS(TH)</sub> DS(ON)	al Chara cteristics Drain to S Zero Gate Gate to S cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteristics Gate to S Cteristics Cteri	Acteristics T <sub>C</sub> = 25 Parameter Source Breakdown Voltage Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance eristics acitance pacitance ransfer Capacitance Stance Charge at 10V Gate Charge	<sup>2</sup> C unless otherwise Test ( $I_D = 250\mu$ A, $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = \pm 20V$ $V_{DS} = 12A, V_{G}$ $I_D = 12A, V_{G}$ $V_{DS} = 25V, V$ f = 1MHz $V_{GS} = 0.5V, V_{G}$ $V_{GS} = 0V$ to	e noted Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 150^{\circ}C$ $T_C = 10V$ $T_C = 10V$ $T_$	Min 60 - - 2 - - - - - - - - - - - - -	Typ           -           -           -           -           0.0088           0.012           0.016           2200           410           130           1.4           34           4.2	Max         -         1         250         ±100         4         0.010         0.014         0.023         -         -         -         -         -         -         -         -         -         -         45	V μA nA V Ω pF pF pF Ω nC nC


t <sub>ON</sub>	Turn-On Time		-	-	50	ns
d(ON)	Turn-On Delay Time		-	13	-	ns
r	Rise Time	V <sub>DD</sub> = 30V, I <sub>D</sub> = 12A	-	20	-	ns
d(OFF)	Turn-Off Delay Time	$V_{DD}$ = 30V, I <sub>D</sub> = 12A V <sub>GS</sub> = 10V, R <sub>GS</sub> = 9.1Ω	-	35	-	ns
f	Fall Time		-	14	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	64	ns

### **Drain-Source Diode Characteristics**


V	Source to Droip Diade Veltage	I <sub>SD</sub> = 12A	-	-	1.25	V
V <sub>SD</sub>	Source to Drain Diode Voltage	I <sub>SD</sub> = 6A	-	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> =12A, dI <sub>SD</sub> /dt = 100A/μs	-	-	39	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> =12A, dI <sub>SD</sub> /dt = 100A/μs	-	-	40	nC


Notes:
1: Starting T<sub>J</sub> = 25°C, L = 1mH, I<sub>AS</sub> = 22A, V<sub>DD</sub> = 60V, V<sub>GS</sub> = 10V.
2: R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θJA</sub> is determined by the user's board design.
3: R<sub>θJA</sub> is measured with 1.0 in<sup>2</sup> copper on FR-4 board.





©2005 Fairchild Semiconductor Corporation FDS5672 Rev. A





©2005 Fairchild Semiconductor Corporation FDS5672 Rev. A

#### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the  $R_{\theta,JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized


maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.


$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)


The transient thermal impedance  $(Z_{\theta,JA})$  is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.


Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.











#### **TABLE 1. THERMAL MODELS**

COMPONANT	0.04 in <sup>2</sup>	0.28 in <sup>2</sup>	0.52 in <sup>2</sup>	0.76 in <sup>2</sup>	1.0 in <sup>2</sup>
CTHERM6	1.2e-1	1.5e-1	2.0e-1	2.0e-1	2.0e-1
CTHERM7	0.5	1.0	1.0	1.0	1.0
CTHERM8	1.3	2.8	3.0	3.0	3.0
RTHERM6	26	20	15	13	12
RTHERM7	39	24	21	19	18
RTHERM8	55	38.7	31.3	29.7	25

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ImpliedDisconnect™	POP™	Stealth™
ActiveArray™	FAST <sup>®</sup>	IntelliMAX™	Power247™	SuperFET™
Bottomless™	FASTr™	ISOPLANAR™	PowerEdge™	SuperSOT™-3
CoolFET™	FPS™	LittleFET™	PowerSaver™	SuperSOT™-6
CROSSVOLT™	FRFET™	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-8
DOME™	GlobalOptoisolator™	MicroFET™	QFET <sup>®</sup>	SyncFET™
EcoSPARK™	GTO™	MicroPak™	QS™	TinyLogic®
E <sup>2</sup> CMOS™	HiSeC™	MICROWIRE™	QT Optoelectronics <sup>™</sup>	TINYOPTO™
EnSigna™	I <sup>2</sup> C™	MSX™	Quiet Series™	TruTranslation™
FACT™	i-Lo™	MSXPro™	RapidConfigure™	UHC™
		OCX™	RapidConnect™	UltraFET <sup>®</sup>
Across the board.	Around the world.™	OCXPro™	µSerDes™	UniFET™
The Power Franch	nise <sup>®</sup>	OPTOLOGIC®	SILENT SWITCHER <sup>®</sup>	VCX™
Programmable Ac	ctive Droop™	OPTOPLANAR™	SMART START™	
		PACMAN™	SPM™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor The datasheet is printed for reference information only

## PRODUCT STATUS DEFINITIONS

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

FDS5672