Ordering number : ENA1625B

# **LV8498CT**

# Bi-CMOS IC For VCMs Constant-current Driver IC



http://onsemi.com

#### Overview

The LV8498CT is a constant current driver IC for voice coil motors that supports  $I^2C$  control integrating a digital/analog converter (DAC). It uses an ultraminiature WLP package and includes a current detection resistor for constant current control, which makes the IC ideal for miniaturization of camera modules intended for use in camera-equipped mobile phones. The output transistor has a low on-resistance of  $I\Omega$  and the resistance of the built-in current detection resistor is  $I\Omega$ , which minimizes the voltage loss and helps withstand voltage drop in  $V_{CC}$ . The function is incorporated, which, by changing the current in a stepped pattern while taking time at rise and fall of the output current, provides the current a slope, improving the converging stability of the voice coil motor (current slope function).

#### **Functions**

- Constant current driver for voice coil motors.
- I<sup>2</sup>C bus control supported.
- Built-in current detection resistor.

- Constant current control enabled by DAC (10 bits).
- Wide operating voltage range (2.2 to 5.0V).
- 6-pin WLP package used  $(1.27 \times 0.87 \times 0.25 \text{mm})$ .
- Built-in voltage drop protection circuit ( $V_{CC} = 2V$  output off).
- Built-in thermal protection circuit.
- Low output block total-resistance of  $2\Omega$  helps withstand voltage drop in V<sub>CC</sub>. (Current detection resistance + output transistor on-resistance).
- Built-in VCM overshoot preventive function (current slope function).

#### **Specifications**

#### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		5.5	V
Output voltage	V <sub>OUT</sub> max		V <sub>CC</sub> + 0.5	V
Input voltage	V <sub>IN</sub> max	SCL, SDA, ENA	5.5	V
GND pin source current	I <sub>GND</sub>		200	mA
Allowable power dissipation	Pd max	With specified substrate *	350	mW
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-40 to +150	°C

<sup>\*</sup> Specified substrate : 40mm × 40mm × 1.6mm, Single layer glass epoxy substrate

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## Allowable Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VCC		2.2 to 5.0	V
Maximum preset output current	IO		150	mA
Input signal voltage	V <sub>IN</sub>		-0.3 to V <sub>CC</sub> +0.3	V


## **Electrical Characteristics** at Ta = 25°C, $V_{CC} = 2.8V$


Posterior	0	0 - 111		Ratings				
Parameter	Symbol	Conditions	min	typ	max	Unit		
Supply current	I <sub>CC</sub> 0a	ENA = 0V, SCL=SDA=V <sub>CC</sub>			1	μΑ		
	ICC0b	ENA=SCL=SDA=V <sub>CC</sub> , PD = 1			1	μА		
	I <sub>CC</sub> 0c	ENA=SCL=SDA=V <sub>CC</sub> , D0 to D9 = 0			1	μА		
	I <sub>CC</sub> 1	ENA=SCL=SDA= $V_{CC}$ , D0 to D9 $\neq$ 0		0.5	3	mA		
Input current	I <sub>IN</sub>	SCL, SDA, ENA	-1	0	1	μΑ		
High level input voltage	V <sub>I</sub> H	Applied to SCL, SDA and ENA pin.	1.5		VCC-0.3	V		
Low level input voltage	V <sub>I</sub> L		-0.3		0.5	V		
Total resistance value of the output block (built-in resistor + transistor on-resistance)	RTTL	V <sub>CC</sub> = 2.8V, I <sub>OUT</sub> = 80mA		2	3	Ω		
DAC block	•							
Resolution				10		bits		
Relative accuracy	INL				±2	LSB		
Differential linearity	DNL				±1	LSB		
Full code current	Ifull	D0 to D9 = 1		150		mA		
Error code current 0	Izero	D0 to D9 = 0		0		mA		
Spark killer diode	•	•						
Reverse current	IS (leak)				1	μΑ		
Forward voltage	VSF	I <sub>OUT</sub> =100mA			1.3	V		

## **Package Dimensions**

unit: mm (typ)


3390





## **Pin Assignment**


Bottom View (Ball side up)



Pin No.	Pin Name	Pin Description			
A1	SCL	I <sup>2</sup> C SCL input pin			
A2	ENA	Enable & reset *1, 2			
А3	GND	Ground			
B1	SDA	I <sup>2</sup> C SDA input pin			
B2	Vcc	Power supply pin			
B3	OUT	Output pin			


- \*1 : Setting the ENA pin to low powers down and resets the IC. It is necessary to power on the IC by setting the ENA pin to low and hold it high during normal operation.
- \*2: When the ENA pin is to be used with pull\_up, it is necessary to send code 0 in advance after power-on.

## **Block Diagram**



## **Serial Bus Communication Specifications**

I<sup>2</sup>C serial transfer timing conditions Standard mode



#### Standard mode

Parameter	symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	SCL clock frequency	0		100	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	4.7			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	250			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	4.0			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	4.0			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0			μs
Pulse width	twL	SCL low period pulse width	4.7			μs
	twH	SCL high period pulse width	4.0			μs
Input waveform conditions	ton	SCL, SDA (input) rising time			1000	ns
	tof	SCL, SDA (input) falling time			300	ns
Bus free time	tbuf	Interval between stop condition and start condition	4.7			μs


## High-speed mode

Parameter	Symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	SCL clock frequency	0		400	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	0.6			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	100			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	0.6			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	0.6			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0			μs
Pulse width	twL	SCL low period pulse width	1.3			μs
	twH	SCL high period pulse width	0.6			μs
Input waveform conditions	ton	SCL, SDA (input) rising time			300	ns
	tof	SCL, SDA (input) falling time			300	ns
Bus free time	tbuf	Interval between stop condition and start condition	1.3			μs

I<sup>2</sup>C bus transmission method


Start and stop conditions

The I<sup>2</sup>C bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.




When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.



Data transfer and acknowledgement response

After the start condition has been generated, the data is transferred one byte (8 bits) at a time. Generally, in an I<sup>2</sup>C bus, a unique 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7-bit slave address and to the command (R/W) indicating the transfer direction of the subsequent data. However, this IC is provided with only a write mode for receiving the data. Every time 8 bits of data for each byte are transferred, the ACK signal is sent from the receiving end to the sending end. Immediately after the clock pulse of SCL bit 8 in the data transferred has fallen to low, SDA at the sending end is released, and SDA is set to low at the receiving end, causing the ACK signal to be sent. When, after the receiving end has sent the ACK signal, the transfer of the next byte remains in the receiving status, the receiving end releases SDA at the falling edge of the ninth SCL clock.



The standard data transfer to this device consists of four bytes: the slave address of the first byte and the data of the second, third and four bytes.

Slave address: 0110011(0)

PD: Power-down

The table below shows the format of the second, third and four bytes.

		2nd byte										3rd	byte			
Serial data bits	SD7	SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0					SD0	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	
Function	PD	PD x D9 D8 D7 D6 D5 D4						D3	D2	D1	D0	×	×	×	×	


4th byte										
SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0										
ST2	ST1	ST0	TM2	TM1	TM0	х	х			

PD: Power\_down (PD = 1: standby mode and reset)

#### D0-D9 setting method

Current setting code	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Output current (mA) (design value)
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	1	0.147
2	0	0	0	0	0	0	0	0	1	0	0.293
3	0	0	0	0	0	0	0	0	1	1	0.586
1021	1	1	1	1	1	1	1	1	0	1	149.70
1022	1	1	1	1	1	1	1	1	1	0	149.85
1023	1	1	1	1	1	1	1	1	1	1	150

#### Current slope function operation image chart



	TI	IM	000	001	010	011	100	101	110	111		
ST	ГР		000	001	010	011	100	101	110	111		
	000		At current slope OFF									
	001		0.032	0.064	0.128	0.256	0.512	1.024	2.048	4.096		
	001		0.147	0.147	0.147	0.147	0.147	0.147	0.147	0.147		
	010		0.064	0.128	0.256	0.512	1.024	2.048	4.096	8.192		
	010		0.293	0.293	0.293	0.293	0.293	0.293	0.293	0.293		
	011		0.128	0.256	0.512	1.024	2.048	4.096	8.192	16.38		
	0		0.586	0.586	0.586	0.586	0.586	0.586	0.586	0.586		
	100		0.256	0.512	1.024	2.048	4.096	8.192	16.38	32.77		
	100		1.173	1.173	1.173	1.173	1.173	1.173	1.173	1.173		
	101		0.512	1.024	2.048	4.096	8.192	16.38	32.77	65.54		
	101		2.346	2.346	2.346	2.346	2.346	2.346	2.346	2.346		
	110		1.024	2.048	4.096	8.192	16.38	32.77	65.54	131.08		
	110		4.692	4.692	4.692	4.692	4.692	4.692	4.692	4.692		
	111		2.048	4.096	8.192	16.38	32.77	65.54	131.08	262.16		
	111		9.383	9.383	9.383	9.383	9.383	9.383	9.383	9.383		
FULL_CODE Sweep time		32.7	65.5	130.9	261.9	523.8	1047.6	2095.1	4190.2			

In the upper row in the above table each column , the lower is a current step value (IST:mA) , at the step time (Tst:msec).

Relationship between the ENA pin input, I<sup>2</sup>C input data PD, and current setting 0 (code 0)

This IC supports the following three modes of setting up the standby mode:

- 1) Setting the ENA pin low.
- 2) Setting the PD bit to 1 (high) with I<sup>2</sup>C input data.
- 3) Setting the output current to 0 with I<sup>2</sup>C input data.

Execution of one of the steps 1) to 3) causes the output current to 0 and stops operation of the circuit.

When the ENA pin is set low, the  $I^2C$  data register is reset and the IC is reset to its default state (PD bit set to 0 and output current setting to code 0).

When the ENA pin is to be used with pull\_up to VCC, it is necessary to send code 0 once after VCC ON.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi

LV8498CTGEVB