

# Complementary Bias Resistor Transistors R1 = 100 k $\Omega$ , R2 = $\infty$ k $\Omega$

# NPN and PNP Transistors with Monolithic Bias Resistor Network

# **NSBC115TPDP6**

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

### **Features**

- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## **MAXIMUM RATINGS**

(T<sub>A</sub> = 25°C both polarities Q1 (PNP) and Q2 (NPN), unless otherwise noted)

Symbol	Rating	Max	Unit
V <sub>CBO</sub>	Collector-Base Voltage	50	Vdc
V <sub>CEO</sub>	Collector-Emitter Voltage	50	Vdc
I <sub>C</sub>	Collector Current - Continuous	100	mAdc
V <sub>IN(fwd)</sub>	Input Forward Voltage	40	Vdc
V <sub>IN(rev)</sub>	Input Reverse Voltage -NPN -PNP	6 5	Vdc


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1



SOT-963 CASE 527AD

### **PIN CONNECTIONS**



#### **MARKING DIAGRAM**



SOT-963 CASE 527AD

J = Specific Device Code
M = Date Code\*

\*Date Code orientation may vary depending upon manufacturing location.

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NSBC115TPDP6T5G	SOT-963	8,000 /
		Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### THERMAL CHARACTERISTICS

Symbol		Characteristic	Max	Unit
NSBC115TPD	PP6 (SOT-963) One Junction He	eated		
P <sub>D</sub>	Total Device Dissipation $T_A = 25^{\circ}C \qquad (Note 1)$ $(Note 2)$ Derate above 25°C $(Note 2)$	(Note 1)	231 269 1.9 2.2	mW mW/°C
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	540 464	°C/W
NSBC115TPD	P6 (SOT-963) Both Junction H	eated (Note 3)		
P <sub>D</sub>	Total Device Dissipation $T_A = 25^{\circ}C \qquad (Note 1)$ $(Note 2)$ Derate above 25°C $(Note 2)$	(Note 1)	339 408 2.7 3.3	mW mW/°C
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	369 306	°C/W
T <sub>.I</sub> , T <sub>sta</sub>	Junction and Storage Temper	rature Range	-55 to +150	°C

FR-4 @ 100 mm², 1 oz. copper traces, still air.
 FR-4 @ 500 mm², 1 oz. copper traces, still air.
 Both junction heated values assume total power is sum of two equally powered channels.


**ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C both polarities Q<sub>1</sub> (PNP) and Q<sub>2</sub> (NPN), unless otherwise noted)

Symbol	Characteristic	Min	Тур	Max	Unit
FF CHARA	CTERISTICS			•	
I <sub>CBO</sub>	Collector–Base Cutoff Current $(V_{CB} = 50 \text{ V, I}_{E} = 0)$	-	_	100	nAdc
I <sub>CEO</sub>	Collector–Emitter Cutoff Current (V <sub>CE</sub> = 50 V, I <sub>B</sub> = 0)	-	-	500	nAdc
I <sub>EBO</sub>	Emitter–Base Cutoff Current $(V_{EB} = 6.0 \text{ V}, I_C = 0)$	-	-	0.1	mAdc
V <sub>(BR)CBO</sub>	Collector–Base Breakdown Voltage ( $I_C = 10 \mu A$ , $I_E = 0$ )	50	-	-	Vdc
V <sub>(BR)CEO</sub>	Collector–Emitter Breakdown Voltage (Note 4) (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)	50	-	-	Vdc
N CHARAC	TERISTICS				
h <sub>FE</sub>	DC Current Gain (Note 4) (I <sub>C</sub> = 5.0 mA, V <sub>CE</sub> = 10 V)	160	350	-	
V <sub>CE(sat)</sub>	Collector-Emitter Saturation Voltage (Note 4) (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 1.0 mA)	-	-	0.25	Vdc
$V_{i(off)}$	Input Voltage (off) $ \begin{array}{l} \text{(V}_{CE} = 5.0 \text{ V, I}_{C} = 100 \ \mu\text{A) (NPN)} \\ \text{(V}_{CE} = 5.0 \text{ V, I}_{C} = 100 \ \mu\text{A) (PNP)} \end{array} $	- -	0.6 0.62	- -	Vdc
V <sub>i(on)</sub>	Input Voltage (on) (V <sub>CE</sub> = 0.2 V, I <sub>C</sub> = 1.0 mA) (NPN) (V <sub>CE</sub> = 0.2 V, I <sub>C</sub> = 1.0 mA) (PNP)	- -	1.0 1.0	- -	Vdc
V <sub>OL</sub>	Output Voltage (on) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 3.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	-	-	0.2	Vdc
V <sub>OH</sub>	Output Voltage (off) $ (V_{CC} = 5.0 \text{ V, } V_B = 0.25 \text{ V, } R_L = 1.0 \text{ k}\Omega) $	4.9	-	-	Vdc
R1	Input Resistor	70	100	130	kΩ
			1	1	

<sup>4.</sup> Pulsed Condition: Pulse Width = 300 msec, Duty Cycle  $\leq$  2%.

Resistor Ratio

 $R_1/R_2$ 



(1) SOT-963;  $100 \text{ mm}^2$ , 1 oz. copper trace

Figure 1. Derating Curve

# TYPICAL CHARACTERISTICS – NPN TRANSISTOR NSBC115TPDP6




Figure 2. V<sub>CE(sat)</sub> vs. I<sub>C</sub>

Figure 3. DC Current Gain




Figure 4. Output Capacitance

Figure 5. Output Current vs. Input Voltage




Figure 6. Input Voltage vs. Output Current

# TYPICAL CHARACTERISTICS – PNP TRANSISTOR NSBC115TPDP6




Figure 7. V<sub>CE(sat)</sub> vs. I<sub>C</sub>

Figure 8. DC Current Gain




Figure 9. Output Capacitance

Figure 10. Output Current vs. Input Voltage




Figure 11. Input Voltage vs. Output Current









## SOT-963 1.00x1.00x0.37, 0.35P CASE 527AD **ISSUE F**

**DATE 20 FEB 2024** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018. 1.
- CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS






VIFW



	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
А	0.34	0.37	0.40	
b	0.10	0.15	0.20	
C	0.07	0.12	0.17	
D	0.95	1.00	1.05	
E	0.75	0.80	0.85	
е	0.35 BSC			
Н	0.95	1.00	1.05	
L	0.19 REF			
L2	0.05	0.10	0.15	



# RECOMMENDED MOUNTING FOOTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the  $\ensuremath{\square N}$  Semiconductor Soldering and Mounting Techniques Reference manual, SOLDERRM/D.

# BUTTUM VIEW

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. EMITTER 1	PIN 1. EMITTER 1	PIN 1. CATHODE 1
2. BASE 1	<ol><li>EMITTER2</li></ol>	<ol><li>CATHODE 1</li></ol>
<ol><li>COLLECTOR 2</li></ol>	3. BASE 2	<ol><li>ANODE/ANODE 2</li></ol>
4. EMITTER 2	<ol><li>COLLECTOR 2</li></ol>	<ol><li>CATHODE 2</li></ol>
5. BASE 2	5. BASE 1	<ol><li>CATHODE 2</li></ol>
<ol><li>COLLECTOR 1</li></ol>	<ol><li>COLLECTOR 1</li></ol>	6. ANODE/ANODE 1
STYLE 4:	STYLE 5:	STYLE 6:

# PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER

PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5 CATHODE CATHODE 6. CATHODE 6. CATHODE

5. COLLECTOR 6. COLLECTOR STYLE 8: PIN 1. DRAIN 2. DRAIN STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 3. GATE 4. SOURCE 5. ANODE 6. CATHODE 5. DRAIN 6. DRAIN 5. GATE 2 6. DRAIN 1

STYLE 9: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2

# **GENERIC MARKING DIAGRAM\***



XX = Specific Device Code = Month Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26456D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-963 1.00x1.00x0.37, 0.35P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

STYLE 10: PIN 1. CATHODE 1 2. N/C 3. CATHODE 2

4. ANODE 2

5. N/C 6. ANODE 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NSBC115TPDP6T5G