EEPROM Serial 1-Kb Microwire

CAT93C46B

Description

The CAT93C46B is a 1−Kb Microwire Serial EEPROM memory device which is configured as either 64 registers of 16 bits (ORG pin at V_{CC}) or 128 registers of 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C46B features a self−timed internal write with auto−clear. On−chip Power−On Reset circuit protects the internal logic against powering up in the wrong state.

Features

- High Speed Operation: 4 MHz
- 1.8 V (1.65 V*) to 5.5 V Supply Voltage Range
- Selectable x8 or x16 Memory Organization
- Self−Timed Write Cycle with Auto−Clear
- Sequential Read
- Software Write Protection
- Power−up Inadvertent Write Protection
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Ranges
- 8−pin SOIC, TSSOP and 8−pad UDFN Packages
- This Device is Pb−Free, Halogen Free/BFR Free and RoHS Compliant†

TSSOP−8
Y SUFFIX
CASE 948AL

SOIC−8
V, W SUFFIX**
CASE 751BD

SOIC−8
X SUFFIX
CASE 751BE

UDFN−8
HU4 SUFFIX
CASE 517AZ

PIN CONFIGURATIONS

SOIC (V, X), TSSOP (Y),
UDFN (HU4)
(Top View)

SOIC (W)**
(Top View)

** Not recommended for new designs.

PIN FUNCTION

Pin Name	Function
CS	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
V_{CC}	Power Supply
GND	Ground
ORG	Memory Organization
NC	No Connection

Note: When the ORG pin is connected to V_{CC}, the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the x16 organization.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

Figure 1. Functional Symbol

***CAT93C46Bxx−xxL (T_A = −20°C to +85°C)**

†For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

CAT93C46B

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Units
Storage Temperature	−65 to +150	°C
Voltage on Any Pin with Respect to Ground (Note 1)	−0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. The DC input voltage on any pin should not be lower than −0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than −1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N_{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T_{DR}	Data Retention	100	Years

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100 and JEDEC test methods.
3. Block Mode, V_{CC} = 5 V, 25°C

Table 3. D.C. OPERATING CHARACTERISTICS
(V_{CC} = +1.8 V to +5.5 V, T_A = −40°C to +125°C, V_{CC} = +1.65 V to +5.5 V, T_A = −20°C to +85°C unless otherwise specified.)

Symbol	Parameter	Test Conditions		Min	Max	Units
I_{CC1}	Supply Current (Write)	Write, V_{CC} = 5.0 V			1	mA
I_{CC2}	Supply Current (Read)	Read, DO open, f_{SK} = 2 MHz, V_{CC} = 5.0 V			500	μA
I_{SB1}	Standby Current (x8 Mode)	V_{IN} = GND or V_{CC} CS = GND, ORG = GND	T_A = −40°C to +85°C		2	μA
			T_A = −40°C to +125°C		5	
I_{SB2}	Standby Current (x16 Mode)	V_{IN} = GND or V_{CC} CS = GND, ORG = Float or V_{CC}	T_A = −40°C to +85°C		1	μA
			T_A = −40°C to +125°C		3	
I_{LI}	Input Leakage Current	V_{IN} = GND to V_{CC}	T_A = −40°C to +85°C		1	μA
			T_A = −40°C to +125°C		2	
I_{LO}	Output Leakage Current	V_{OUT} = GND to V_{CC} CS = GND	T_A = −40°C to +85°C		1	μA
			T_A = −40°C to +125°C		2	
V_{IL1}	Input Low Voltage	4.5 V ≤ V_{CC} < 5.5 V		−0.1	0.8	V
V_{IH1}	Input High Voltage	4.5 V ≤ V_{CC} < 5.5 V		2	V_{CC} + 1	V
V_{IL2}	Input Low Voltage	1.65 V ≤ V_{CC} < 4.5 V		0	V_{CC} x 0.2	V
V_{IH2}	Input High Voltage	1.65 V ≤ V_{CC} < 4.5 V		V_{CC} x 0.7	V_{CC} + 1	V
V_{OL1}	Output Low Voltage	4.5 V ≤ V_{CC} < 5.5 V, I_{OL} = 3 mA			0.4	V
V_{OH1}	Output High Voltage	4.5 V ≤ V_{CC} < 5.5 V, I_{OH} = −400 μA		2.4		V
V_{OL2}	Output Low Voltage	1.65 V ≤ V_{CC} < 4.5 V, I_{OL} = 1 mA			0.2	V
V_{OH2}	Output High Voltage	1.65 V ≤ V_{CC} < 4.5 V, I_{OH} = −100 μA		V_{CC} − 0.2		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. PIN CAPACITANCE (T_A = 25°C, f = 1 MHz, V_{CC} = 5 V)

Symbol	Test	Conditions	Min	Typ	Max	Units
C_{OUT} (Note 4)	Output Capacitance (DO)	V_{OUT} = 0 V			5	pF
C_{IN} (Note 4)	Input Capacitance (CS, SK, DI, ORG)	V_{IN} = 0 V			5	pF

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100 and JEDEC test methods.

Table 5. A.C. CHARACTERISTICS

(V$_{CC}$ = +1.8 V to +5.5 V, T$_A$ = −40°C to +125°C, V$_{CC}$ = +1.65 V to +5.5 V, T$_A$ = −20°C to +85°C unless otherwise specified.)

Symbol	Parameter		V$_{CC}$ < 3.3 V		V$_{CC}$ > 3.3 V T$_A$ = −40°C to +85°C		Units
			Min	Max	Min	Max	
t$_{CSS}$	CS Setup Time		50		50		ns
t$_{CSH}$	CS Hold Time		0		0		ns
t$_{DIS}$	DI Setup Time		100		50		ns
t$_{DIH}$	DI Hold Time		100		50		ns
t$_{PD1}$	Output Delay to 1			0.25		0.1	μs
t$_{PD0}$	Output Delay to 0			0.25		0.1	μs
t$_{HZ}$ (Note 5)	Output Delay to High−Z			100		100	ns
t$_{EW}$	Program / Erase Cycle Time	WRITE, ERASE		3		3	ms
		WRAL, ERAL		5		5	
t$_{CSMIN}$	Minimum CS Low Time		0.25		0.1		μs
t$_{SKHI}$	Minimum SK High Time		0.25		0.1		μs
t$_{SKLOW}$	Minimum SK Low Time		0.25		0.1		μs
t$_{SV}$	Output Delay to Status Valid			0.25		0.1	μs
SK$_{MAX}$	Maximum Clock Frequency		DC	2000	DC	4000	kHz

5. This parameter is tested initially and after a design or process change that affects the parameter.

Table 6. POWER−UP TIMING (Notes 6 and 7)

Symbol	Parameter	Max	Units
t$_{PUR}$	Power−up to Read Operation	0.1	ms
t$_{PUW}$	Power−up to Write Operation	0.1	ms

6. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC−Q100 and JEDEC test methods.
7. t$_{PUR}$ and t$_{PUW}$ are the delays required from the time V$_{CC}$ is stable until the specified operation can be initiated.

Table 7. A.C. TEST CONDITIONS

Input Rise and Fall Times	≤ 50 ns	
Input Pulse Voltages	0.4 V to 2.4 V	4.5 V ≤ V$_{CC}$ ≤ 5.5 V
Timing Reference Voltages	0.8 V, 2.0 V	4.5 V ≤ V$_{CC}$ ≤ 5.5 V
Input Pulse Voltages	0.2 V$_{CC}$ to 0.7 V$_{CC}$	1.65 V ≤ V$_{CC}$ ≤ 4.5 V
Timing Reference Voltages	0.5 V$_{CC}$	1.65 V ≤ V$_{CC}$ ≤ 4.5 V
Output Load	Current Source I$_{OLmax}$/I$_{OHmax}$; C$_L$ = 100 pF	

DEVICE OPERATION

The CAT93C46B is a 1024−bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46B can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9−bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 10−bit instructions control the reading, writing and erase operations of the device. The CAT93C46B operates on a single power supply and will generate on chip the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status during a write operation. The serial communication protocol follows the timing shown in Figure 2.

The ready/busy status can be determined after the start of internal write cycle by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the rising edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin. The Ready/Busy flag can be disabled only in Ready state; no change is allowed in Busy state.

The format for all instructions sent to the device is a logical "1" start bit, a 2−bit (or 4−bit) opcode, 6−bit address (an additional bit when organized X8) and for write operations a 16−bit data field (8−bit for X8 organization).

Read

Upon receiving a READ command (Figure 3) and an address (clocked into the DI pin), the DO pin of the CAT93C46B will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (t_{PD0} or t_{PD1}).

After the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is proceeded by a dummy zero bit. All sunsequent data words will follow without a dummy zero bit.

Erase/Write Enable and Disable

The CAT93C46B powers up in the write disable state. Any writing after power−up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C46B write and erase instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status. The EWEN and EWDS instructions timing is shown in Figure 4.

Table 8. INSTRUCTION SET

Instruction	Start Bit	Opcode	Address		Data		Comments
			x8	x16	x8	x16	
READ	1	10	A6–A0	A5–A0			Read Address AN–A0
ERASE	1	11	A6–A0	A5–A0			Clear Address AN–A0
WRITE	1	01	A6–A0	A5–A0	D7–D0	D15–D0	Write Address AN–A0
EWEN	1	00	11XXXXX	11XXXX			Write Enable
EWDS	1	00	00XXXXX	00XXXX			Write Disable
ERAL*	1	00	10XXXXX	10XXXX			Clear All Addresses
WRAL*	1	00	01XXXXX	01XXXX	D7–D0	D15–D0	Write All Addresses

* Not available at $V_{CC} < 1.8$ V

CAT93C46B

Figure 2. Synchronous Data Timing

Figure 3. Read Instruction Timing

* ENABLE = 11
DISABLE = 00

Figure 4. EWEN/EWDS Instruction Timing

Write

After receiving a WRITE command (Figure 5), address and the data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking for auto−clear and data store cycles on the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Since this device features Auto−Clear before write, it is NOT necessary to erase a memory location before it is written into.

Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be de−asserted for a minimum of t_{CSMIN} (Figure 6). The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase All

Upon receiving an ERAL command (Figure 7), the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN}. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of t_{CSMIN} (Figure 8). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C46B can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.

Figure 5. Write Instruction Timing

CAT93C46B

Figure 6. Erase Instruction Timing

Figure 7. ERAL Instruction Timing

Figure 8. WRAL Instruction Timing

ORDERING INFORMATION

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Shipping
CAT93C46BVI–GT3	93C46P	SOIC–8, JEDEC	I = Industrial (−40°C to +85°C)	Tape & Reel, 3,000 Units / Reel
CAT93C46BWI–GT3 (Note 8)	93C46P	SOIC–8, JEDEC	I = Industrial (−40°C to +85°C)	Tape & Reel, 3,000 Units / Reel
CAT93C46BXI–T2	93C46P	SOIC−8, EIAJ	I = Industrial (−40°C to +85°C)	Tape & Reel, 2,000 Units / Reel
CAT93C46BYI–GT3	M46P	TSSOP−8	I = Industrial (−40°C to +85°C)	Tape & Reel, 3,000 Units / Reel
CAT93C46BHU4I–GT3	M0U	UDFN−8	I = Industrial (−40°C to +85°C)	Tape & Reel, 3,000 Units / Reel

8. Not recommended for new designs.
9. All packages are RoHS−compliant (Lead−free, Halogen−free).
10. **The standard lead finish is NiPdAu.**
11. For additional package and temperature options, please contact your nearest **onsemi** Sales office.
12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the **onsemi** Device Nomenclature document, TND310/D, available at www.onsemi.com

onsemi

UDFN8, 2x3 EXTENDED PAD
CASE 517AZ
ISSUE A

SCALE 2:1

DATE 23 MAR 2015

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

TOP VIEW

PIN ONE REFERENCE

| D | A | B |

0.10 C
0.10 C

DETAIL A
ALTERNATE CONSTRUCTIONS

L   L
L1

EXPOSED Cu   MOLD CMPD

DETAIL B
ALTERNATE CONSTRUCTIONS

A3
A1

SIDE VIEW
NOTE 4

0.10 C
0.08 C

DETAIL B
A
A3
A1

SEATING PLANE
C

DIM	MILLIMETERS	
	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.13 REF	
b	0.20	0.30
D	2.00 BSC	
D2	1.35	1.45
E	3.00 BSC	
E2	1.25	1.35
e	0.50 BSC	
L	0.25	0.35
L1	---	0.15

GENERIC MARKING DIAGRAM*

```
1 o
  XXXXX
  AWLYW▪
```

XXXXX = Specific Device Code
A   = Assembly Location
WL   = Wafer Lot
Y   = Year
W   = Work Week
▪   = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ▪", may or may not be present.

DETAIL A
D2   L
1   4

E2

8   5

e   8X b

| 0.10 Ⓜ | C | A | B |
| 0.05 Ⓜ | C | NOTE 3 |

BOTTOM VIEW

RECOMMENDED SOLDERING FOOTPRINT*

1.56
8X 0.68
1.45   3.40
1
8X 0.30
0.50 PITCH
DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| **DOCUMENT NUMBER:** | **98AON42552E** | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| **DESCRIPTION:** | **UDFN8, 2X3 EXTENDED PAD** | | **PAGE 1 OF 1** |

SOIC−8, 150 mils
CASE 751BD
ISSUE O

DATE 19 DEC 2008

SYMBOL	MIN	NOM	MAX
A	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
c	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

PIN # 1
IDENTIFICATION

TOP VIEW

SIDE VIEW

END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.

DOCUMENT NUMBER:	98AON34272E		
DESCRIPTION:	SOIC−8, 150 MILS		PAGE 1 OF 1

SOIC–8, 208 mils
CASE 751BE
ISSUE O

DATE 19 DEC 2008

SYMBOL	MIN	NOM	MAX
A			2.03
A1	0.05		0.25
b	0.36		0.48
c	0.19		0.25
D	5.13		5.33
E	7.75		8.26
E1	5.13		5.38
e	1.27 BSC		
L	0.51		0.76
θ	0º		8º

PIN#1 IDENTIFICATION

TOP VIEW

SIDE VIEW

END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with EIAJ EDR-7320.

DOCUMENT NUMBER:	98AON34273E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC–8, 208 MILS		PAGE 1 OF 1

TSSOP8, 4.4x3.0, 0.65P
CASE 948AL
ISSUE A

DATE 20 MAY 2022

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5, 2009..
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL NOT BE 0.15 IN EXCESS OF MAXIMUM MATERIAL CONDITION.
4. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM PLANE H.
7. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
8. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 AND 0.25 FROM THE LEAD TIP..
9. A1 IS DEFINED AS THE LOWEST VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY..

TOP VIEW

SIDE VIEW

DETAIL A

END VIEW

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	---	---	1.20
A1	0.05	---	0.15
A2	0.80	0.90	1.05
b	0.19	---	0.30
c	0.09	---	0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
e	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.70
θ	0°	---	8°

GENERIC MARKING DIAGRAM*

XXX
YWW
A▪

○

XXX = Specific Device Code
Y = Year
WW = Work Week
A = Assembly Location
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT*

* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON34428E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP8, 4.4X3.0, 0.65P		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[onsemi](#):

CAT93C46BXI-T2 CAT93C46BVI-GT3 CAT93C46BYI-GT3 CAT93C46BHU4I-GT3 CAT93C46BWI-GT3