ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



CAT1024, CAT1025

Supervisory Circuits with I²C Serial 2k-bit CMOS EEPROM and Manual Reset



FEATURES

- Precision Power Supply Voltage Monitor
 - 5 V, 3.3 V and 3 V systems
 Five threshold voltage options
- Active High or Low Reset
 - Valid reset guaranteed at V_{cc} = 1 V
- 400 kHz l²C Bus
- 2.7 V to 5.5 V Operation
- Low power CMOS technology
- 16-Byte Page Write Buffer
- Built-in inadvertent write protection
 WP pin (CAT1025)
- 1,000,000 Program/Erase cycles
- Manual Reset Input
- 100 year data retention
- Industrial and extended temperature ranges
- Green packages available with NiPdAu Lead finished

For Ordering Information details, see page 19.

DESCRIPTION

The CAT1024 and CAT1025 are complete memory and supervisory solutions for microcontroller-based systems. A 2k-bit serial EEPROM memory and a system power supervisor with brown-out protection are integrated together in low power CMOS techno– logy. Memory interface is via a 400 kHz l²C bus.

The CAT1025 provides a precision V_{CC} sense circuit and two open drain outputs: one (RESET) drives high and the other (RESET) drives low whenever V_{CC} falls below the reset threshold voltage. The CAT1025 also has a Write Protect input (WP). Write operations are disabled if WP is connected to a logic high.


The CAT1024 also provides a precision V_{CC} sense circuit, but has only a RESET output and does not have a Write Protect input.

The power supply monitor and reset circuit protect memory and system controllers during power up/down and against brownout conditions. Five reset threshold voltages support 5 V, 3.3 V and 3 V systems. If power supply voltages are out of tolerance reset signals become active, preventing the system microcontroller, ASIC or peripherals from operating. Reset signals become inactive typically 200 ms after the supply voltage exceeds the reset threshold level. With both active high and low reset signals, interface to microcontrollers and other ICs is simple. In addition, the RESET pin or a separate input, MR, can be used as an input for push-button manual reset capability.

The CAT1024/25 memory features a 16-byte page. In addition, hardware data protection is provided by a V_{CC} sense circuit that prevents writes to memory whenever V_{CC} falls below the reset threshold or until V_{CC} reaches the reset threshold during power up.

Available packages include an 8-pin PDIP and a surface mount 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin MSOP packages. The TDFN package thickness is 0.8 mm maximum. TDFN footprint is 3 x 3 mm.

BLOCK DIAGRAM




THRESHOLD VOLTAGE OPTION

Part Dash Number	Minimum Threshold	Maximum Threshold
-45	4.50	4.75
-42	4.25	4.50
-30	3.00	3.15
-28	2.85	3.00
-25	2.55	2.70


* CAT1025 Only

PIN CONFIGURATION



DIP Package (L)

(Bottom View) TDFN Package: 3 mm x 3 mm 0.8mm maximum height - (ZD4)



PIN DESCRIPTION

RESET/RESET: RESET OUTPUTs (RESET CAT1025 Only)

These are open drain pins and RESET can be used as a manual reset trigger input. By forcing a reset condition on the pin the device will initiate and maintain a reset condition. The RESET pin must be connected through a pull-down resistor, and the RESET pin must be connected through a pull-up resistor.

SDA: SERIAL DATA ADDRESS

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

SCL: SERIAL CLOCK

Serial clock input.

MR: MANUAL RESET INPUT

Manual Reset input is a debounced input that can be connected to an external source for Manual Reset. Pulling the MR input low will generate a Reset condition. Reset outputs are active while $\overline{\text{MR}}$ input is low and for the reset timeout period after $\overline{\text{MR}}$ returns to high. The input has an internal pull up resistor.

WP (CAT1025 Only): WRITE PROTECT INPUT

When WP input is tied to V_{SS} or left unconnected write operations to the entire array are allowed. When tied to V_{CC} , the entire array is protected. This input has an internal pull down resistor.

CAT10XX FAMILY OVERVIEW

Manual Watchdog Write Independent RESET: Device Reset Monitor Protection Auxiliary Active High EEPROM Watchdog Input Pin Pin Pin Voltage Sense and LOW CAT1021 \checkmark \checkmark SDA \checkmark \checkmark 2k CAT1022 1 SDA 2k \checkmark \checkmark CAT1023 \checkmark WDI 2k CAT1024 \checkmark 2k \checkmark \checkmark CAT1025 \checkmark 2k \checkmark CAT1026 \checkmark 2k CAT1027 \checkmark WDI \checkmark 2k

For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163 data sheets.

PIN FUNCTION

Pin Name	Function
NC	No Connect
RESET	Active Low Reset Input/Output
V _{SS}	Ground
SDA	Serial Data/Address
SCL	Clock Input
RESET	Active High Reset Output (CAT1025 only)
V _{CC}	Power Supply
WP	Write Protect (CAT1025 only)
MR	Manual Reset Input

OPERATING TEMPERATURE RANGE

Industrial	-40°C to 85°C
Extended	-40°C to 125°C

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Parameters	Ratings	Units
Temperature Under Bias	–55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage on any Pin with Respect to Ground ⁽²⁾	-2.0 to V _{CC} + 2.0	V
V _{CC} with Respect to Ground	-2.0 to 7.0	V
Package Power Dissipation Capability ($T_A = 25^{\circ}C$)	1.0	W
Lead Soldering Temperature (10 s)	300	°C
Output Short Circuit Current ⁽³⁾	100	mA

D.C. OPERATING CHARACTERISTICS

 V_{CC} = 2.7 V to 5.5 V and over the recommended temperature conditions unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
ILI	Input Leakage Current	V_{IN} = GND to V_{CC}	-2		10	μA
I _{LO}	Output Leakage Current	V_{IN} = GND to V_{CC}	-10		10	μA
I _{CC1}	Power Supply Current (Write)	f _{SCL} = 400 kHz V _{CC} = 5.5 V			3	mA
I _{CC2}	Power Supply Current (Read)	f _{SCL} = 400 kHz V _{CC} = 5.5 V			1	mA
I _{SB}	Standby Current	Vcc = 5.5 V, V _{IN} = GND or V _{CC}			40	μA
$V_{IL}^{(4)}$	Input Low Voltage		-0.5		$0.3 \times V_{CC}$	V
$V_{IH}^{(4)}$	Input High Voltage		0.7 x Vcc		V _{CC} + 0.5	V
V _{OL}	Output Low Voltage (SDA, RESET)	I _{OL} = 3 mA V _{CC} = 2.7 V			0.4	V
V _{OH}	Output High Voltage (RESET)	I _{OH} = -0.4 mA V _{CC} = 2.7V	V _{CC} - 0.75			V
		CAT102x-45 (V _{CC} = 5.0 V)	4.50		4.75	V
		CAT102x-42 (V _{CC} = 5.0 V)	4.25		4.50	
V_{TH}	Reset Threshold	CAT102x-30 (V _{CC} = 3.3 V)	3.00		3.15	
		CAT102x-28 (V _{CC} = 3.3 V)	2.85		3.00	
		CAT102x-25 (V _{CC} = 3.0 V)	2.55		2.70	
V _{RVALID}	Reset Output Valid V _{CC} Voltage		1.00			V
$V_{RT}^{(5)}$	Reset Threshold Hysteresis		15			mV

Notes:

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

(2) The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods of less than 20 ns.

(3) Output shorted for no more than one second. No more than one output shorted at a time.

(4) V_{IL} min and V_{IH} max are reference values only and are not tested.

(5) This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5 V$

Symbol	Test	Test Conditions	Max	Units
C _{OUT} ⁽¹⁾	Output Capacitance	V _{OUT} = 0 V	8	рF
C _{IN} ⁽¹⁾	Input Capacitance	$V_{IN} = 0 V$	6	рF

AC CHARACTERISTICS

V_{CC} = 2.7 V to 5.5 V and over the recommended temperature conditions, unless otherwise specified.

Memory Read & Write Cycle⁽²⁾

Symbol	Parameter	Min	Мах	Units
f_{SCL}	Clock Frequency		400	kHz
t _{SP}	Input Filter Spike Suppression (SDA, SCL)		100	ns
t _{LOW}	Clock Low Period	1.3		μs
t _{HIGH}	Clock High Period	0.6		μs
$t_R^{(1)}$	SDA and SCL Rise Time		300	ns
$t_{F}^{(1)}$	SDA and SCL Fall Time		300	ns
t _{hd; sta}	Start Condition Hold Time	0.6		μs
t _{su; sta}	Start Condition Setup Time (for a Repeated Start)	0.6		μs
t _{hd; dat}	Data Input Hold Time	0		ns
$t_{SU; DAT}$	Data Input Setup Time	100		ns
t _{su; sto}	Stop Condition Setup Time	0.6		μs
t _{AA}	SCL Low to Data Out Valid		900	ns
t _{DH}	Data Out Hold Time	50		ns
$t_{\sf BUF}^{(1)}$	Time the Bus must be Free Before a New Transmission Can Start	1.3		μs
$t_{WC}^{(3)}$	Write Cycle Time (Byte or Page)		5	ms

- (1) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- (2) Test Conditions according to "AC Test Conditions" table.
- (3) The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.

CAT1024, CAT1025

RESET CIRCUIT AC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{PURST}	Power-Up Reset Timeout	Note 2	130	200	270	ms
t _{RDP}	V_{TH} to RESET Output Delay	Note 3			5	μs
t _{GLITCH}	V _{CC} Glitch Reject Pulse Width	Note 4, 5			30	ns
MR Glitch	Manual Reset Glitch Immunity	Note 1			100	ns
t _{MRW}	MR Pulse Width	Note 1	5			μs
t _{MRD}	MR Input to RESET Output Delay	Note 1			1	μs

POWER-UP TIMING ^{(5), (6)}

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{PUR}	Power-Up to Read Operation				270	ms
t _{PUW}	Power-Up to Write Operation				270	ms

AC TEST CONDITIONS

Parameter	Test Conditions
Input Pulse Voltages	0.2 x V _{CC} to 0.8 x V _{CC}
Input Rise and Fall Times	10 ns
Input Reference Voltages	$0.3 \times V_{CC}$, $0.7 \times V_{CC}$
Output Reference Voltages	0.5 x V _{CC}
Output Load	Current Source: I_{OL} = 3 mA; C_L = 100 pF

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min Max		Units
N _{END} ⁽⁵⁾	Endurance	MIL-STD-883, Test Method 1033	1,000,000		Cycles/Byte
$T_{DR}^{(5)}$	Data Retention	MIL-STD-883, Test Method 1008	100		Years
$V_{ZAP}^{(5)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000		Volts
I _{LTH} ⁽⁵⁾⁽⁷⁾	Latch-Up	JEDEC Standard 17	100		mA

- (1) Test Conditions according to "AC Test Conditions" table.
- (2) Power-up, Input Reference Voltage V_{CC} = V_{TH}, Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- (3) Power-Down, Input Reference Voltage V_{CC} = V_{TH} , Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- (4) V_{CC} Glitch Reference Voltage = V_{THmin} ; Based on characterization data
- (5) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- (6) t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified memory operation can be initiated.
- (7) Latch-up protection is provided for stresses up to 100 mA on input and output pins from -1 V to V_{cc} + 1 V.

DEVICE OPERATION

Reset Controller Description

The CAT1024/25 precision RESET controllers ensure correct system operation during brownout and power up/down conditions. They are configured with open drain RESET outputs.

During power-up, the RESET outputs remain active until V_{CC} reaches the V_{TH} threshold and will continue driving the outputs for approximately 200 ms (t_{PURST}) after reaching V_{TH} . After the t_{PURST} timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors.

During power-down, the RESET outputs will be active when V_{CC} falls below V_{TH} . The RESET output will be valid so long as V_{CC} is >1.0 V (V_{RVALID}). The device is designed to ignore the fast negative going V_{CC} transient pulses (glitches).

Reset output timing is shown in Figure 1.

Manual Reset Operation

The $\overrightarrow{\text{RESET}}$ pin can operate as reset output and manual reset input. The input is edge triggered; that is, the $\overrightarrow{\text{RESET}}$ input will initiate a reset timeout after detecting a high to low transition.

When $\overrightarrow{\text{RESET}}$ I/O is driven to the active state, the 200 ms timer will begin to time the reset interval. If external reset is shorter than 200 ms, Reset outputs will remain active at least 200 ms.

The CAT1024/25 also have a separate manual reset input. Driving the $\overline{\text{MR}}$ input low by connecting a

pushbutton (normally open) from $\overline{\text{MR}}$ pin to GND will generate a reset condition. The input has an internal pull up resistor.

Reset remains asserted while $\overline{\text{MR}}$ is low and for the Reset Timeout period after $\overline{\text{MR}}$ input has gone high.

Glitches shorter than 100 ns on $\overline{\text{MR}}$ input will not generate a reset pulse. No external debouncing circuits are required. Manual reset operation using $\overline{\text{MR}}$ input is shown in Figure 2.

Hardware Data Protection

The CAT1024/25 supervisors have been designed to solve many of the data corruption issues that have long been associated with serial EEPROMs. Data corruption occurs when incorrect data is stored in a memory location which is assumed to hold correct data.

Whenever the device is in a Reset condition, the embedded EEPROM is disabled for all operations, including write operations. If the Reset output(s) are active, in progress communications to the EEPROM are aborted and no new communications are allowed. In this condition an internal write cycle to the memory can not be started, but an in progress internal non-volatile memory write cycle can not be aborted. An internal write cycle initiated before the Reset condition can be successfully finished if there is enough time (5 ms) before V_{CC} reaches the minimum value of 2 V.

In addition, the CAT1025 includes a Write Protection Input which when tied to V_{CC} will disable any write operations to the device.

CAT1024, CAT1025

Figure 1. RESET Output Timing





Figure 2: MR Operation and Timing



EMBEDDED EEPROM OPERATION

The CAT1024 and CAT1025 feature a 2-kbit embedded serial EEPROM that supports the I²C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

I²C BUS PROTOCOL

The features of the I^2C bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

START CONDITION

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT1024/25 monitors the SDA and SCL lines and will not respond until this condition is met.

STOP CONDITION


A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

DEVICE ADDRESSING

The Master begins a transmission by sending a START condition. The Master sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are programmable in metal and the default is 1010.

The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master sends a START condition and the slave address byte, the CAT1024/25 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT1024/25 then perform a Read or Write operation depending on the R/\overline{W} bit.



ACKNOWLEDGE

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The CAT1024/25 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.


When the CAT1024/25 begins a READ mode it transmits 8 bits of data, releases the SDA line and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT1024/25 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmis—sion and waits for a STOP condition.


Figure 5. Start/Stop Timing


WRITE OPERATIONS

Byte Write


In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/\overline{W} bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends a 8-bit address that is to be written into the address pointers of the device. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The CAT1024/25 acknowledges once more and the Master generates the STOP condition. At this time, the device begins an internal programming cycle to nonvolatile memory. While the cycle is in progress, the device will not respond to any request from the Master device.











Page Write

The CAT1024/25 writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted, the CAT1024/25 will respond with an acknowledge and internally increment the lower order address bits by one. The high order bits remain unchanged.

If the Master transmits more than 16 bytes before sending the STOP condition, the address counter 'wraps around,' and previously transmitted data will be overwritten.

When all 16 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the CAT1024/25 in a single write cycle.

Figure 8. Byte Write Timing





Figure 9: Page Write Timing



Acknowledge Polling

Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write opration, the CAT1024/25 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the device is still busy with the write operation, no ACK will be returned. If a write operation has completed, an ACK will be returned and the host can then proceed with the next read or write operation.


WRITE PROTECTION PIN (WP)

The Write Protection feature (CAT1025 only) allows the user to protect against inadvertent memory array programming. If the WP pin is tied to V_{CC} , the entire memory array is protected and becomes read only. The CAT1025 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device's failure to send an acknowledge after the first byte of data is received.

Figure 10. Immediate Address Read Timing



The READ operation for the CAT1024/25 is initiated in the same manner as the write operation with one exception, the R/\overline{W} bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ.



Immediate/Current Address Read

The CAT1024 and CAT1025 address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N + 1. For N = E = 255, the counter will wrap around to zero and continue to clock out valid data. After the CAT1024/1025 receives its slave address information (with the R/W bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition.

Selective/Random Read

Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the CAT1024 and CAT1025 acknowledges, the Master device sends the START condition and the slave address again, this time with the R/W bit set to one. The CAT1024 and CAT1025 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

Sequential Read

The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT1024 and CAT1025 sends the initial 8-bit byte requested, the Master will responds with an acknowledge which tells the device it requires more data. The CAT1024 and CAT1025 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT1024 and CAT1025 is sent sequentially with the data from address N followed by data from address N + 1. The READ operation address counter increments all of the CAT1024 and CAT1025 address bits so that the entire memory array can be read during one operation.








Figure 12. Sequential Read Timing




PACKAGE OUTLINE DRAWINGS

PDIP 8-Lead 300 mils (L)⁽¹⁾⁽²⁾




SYMBOL	MIN	NOM	MAX
Α			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
с	0.20	0.25	0.36
D	9.02	9.27	10.16
E	7.62	7.87	8.25
е		2.54 BSC	
E1	6.10	6.35	7.11
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW




SIDE VIEW



END VIEW


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.

SOIC 8-Lead 150 mils (W) (1)(2)




SYMBOL NOM MIN MAX 1.35 1.75 А A1 0.10 0.25 0.51 b 0.33 0.25 0.19 С D 4.80 5.00 Е 5.80 6.20 E1 3.80 4.00 1.27 BSC е 0.25 h 0.50 L 0.40 1.27 θ 0° 8°





SIDE VIEW




END VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.


(2) Complies with JEDEC MS-012.

TSSOP 8-Lead (V) (1)(2)



SYMBOL	MIN	NOM	МАХ
A			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е	0.65 BSC		
L	1.00 REF		
L1	0.50	0.60	0.75
θ1	0°		8°

TOP VIEW




SIDE VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.


(2) Complies with JEDEC MO-153


MSOP 8-Lead (Z) (1)(2)





SYMBOL	MIN	NOM	МАХ
A			1.10
A1	0.05	0.10	0.15
A2	0.75	0.85	0.95
b	0.22		0.38
с	0.13		0.23
D	2.90	3.00	3.10
E	4.80	4.90	5.00
E1	2.90	3.00	3.10
е	0.65 BSC		
L	0.40	0.60	0.80
L1	0.95 REF		
L2	0.25 BSC		
θ	0°		6°






DETAIL A

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-187.

TDFN 8-Pad 3 x 3 mm (ZD4) (1)(2)




TOP VIEW

SIDE VIEW

BOTTOM VIEW

SYMBOL	MIN	NOM	MAX
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20 REF		
b	0.23	0.30	0.37
D	2.90	3.00	3.10
D2	2.20	2.30	2.40
E	2.90	3.00	3.10
E2	1.40	1.50	1.60
е	0.65 TYP		
L	0.20	0.30	0.40




Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-229.

EXAMPLE OF ORDERING INFORMATION



ORDERING INFORMATION

Orderable Part Number – CAT1024xx		Orderable Part Number – CAT1025xx	
CAT1024LI-45-G	CAT1024ZI-45-GT3	CAT1025LI-45-G	CAT1025ZI-45-GT3
CAT1024LI-42-G	CAT1024ZI-42-GT3	CAT1025LI-42-G	CAT1025ZI-42-GT3
CAT1024LI-30-G	CAT1024ZI-30-GT3	CAT1025LI-30-G	CAT1025ZI-30-GT3
CAT1024LI-28-G	CAT1024ZI-28-GT3	CAT1025LI-28-G	CAT1025ZI-28-GT3
CAT1024LI-25-G	CAT1024ZI-25-GT3	CAT1025LI-25-G	CAT1025ZI-25-GT3
CAT1024WI-45-GT3	CAT1024ZD4I-45T3*	CAT1025WI-45-GT3	CAT1025ZD4I-45T3*
CAT1024WI-42-GT3	CAT1024ZD4I-42T3*	CAT1025WI-42-GT3	CAT1025ZD4I-42T3*
CAT1024WI-30-GT3	CAT1024ZD4I-30T3*	CAT1025WI-30-GT3	CAT1025ZD4I-30T3*
CAT1024WI-28-GT3	CAT1024ZD4I-28T3*	CAT1025WI-28-GT3	CAT1025ZD4I-28T3*
CAT1024WI-25-GT3	CAT1024ZD4I-25T3*	CAT1025WI-25-GT3	CAT1025ZD4I-25T3*
CAT1024YI-45-GT3		CAT1025YI-45-GT3	
CAT1024YI-42-GT3		CAT1025YI-42-GT3	
CAT1024YI-30-GT3		CAT1025YI-30-GT3	
CAT1024YI-28-GT3		CAT1025YI-28-GT3	
CAT1024YI-25-GT3		CAT1025YI-25-GT3	

* Part number is not exactly the same as the "Example of Ordering Information" shown above. For part numbers marked with * there is only one hyphen in the orderable part number, which is placed before the "Reset Threshold Voltage".

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT1024WI-30-GT3 (SOIC, Industrial Temperature, 3.0 3.15 V, NiPdAu, Tape & Reel).
- (4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
- (5) TDFN not available in NiPdAu (-G) version.

REVISION HISTORY

Date	Rev.	Description
7-Nov-03	I	Eliminated Automotive temperature range
12-Apr-04	J	Eliminated data sheet designation Updated Reel Ordering Information
1-Nov-04	К	Changed SOIC package designators Eliminated 8-pad TDFN (3 x 4.9 mm) package Added package outlines
4-Nov-04	L	Update Pin Configuration
11-Nov-04	М	Update Feature Update Description Update DC Operating Characteristic Update AC Characteristics
2-Feb-07	Ν	Update Example of Ordering Information
28-Nov-07	0	Update Package Outline Drawings Update Example of Ordering Information Add "MD-" to document number
07-Nov-08	Р	Change logo and fine print to ON Semiconductor
05-Mar-09	Q	Update Ordering Information (Remove 2,000/Reel)
14-Jul-09	R	Update Ordering Information table

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer are use SCILLC products are not designed, intended or provingent applications. Buyers here industry or durits patient rights or the register or the rapplication is purposed for support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA	N. American Technical Support: 800-282-9855 Toll Free USA/Canada	ON Semiconductor Website: www.onsemi.com
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com	Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910	Order Literature: http://www.onsemi.com/orderlit
	Japan Customer Focus Center: Phone: 81-3-5773-3850	For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

CAT1025LI25 CAT1025LI28 CAT1025LI30 CAT1025LI42 CAT1025LI45 CAT1025WI25 CAT1025WI28 CAT1025WI30 CAT1025WI42 CAT1025WI45 CAT1025ZI25 CAT1025ZI28 CAT1025ZI30 CAT1025ZI42 CAT1025ZI45 CAT1025ZI-45-G CAT1025WI-42-T3 CAT1025WI-42-GT3 CAT1025LI-25-G CAT1025ZI-28-T3 CAT1025WI-25-G CAT1025WI-28-GT3 CAT1025WI-45-T3 CAT1025ZI-45-T3 CAT1025ZI-30-G CAT1025ZI-25-T3 CAT1025WI-45-GT3 CAT1025ZI-30-T3 CAT1025WI-45-G CAT1025ZI-30-G CAT1025ZI-25-T3 CAT1025ZI-42-G CAT1025ZI-28-G CAT1025WI-45-GT3 CAT1025YI-25-GT3 CAT1025YI-28-GT3 CAT1025YI-45-G GT3 CAT1025YI-42-GT3 CAT1025YI-45-GT3 CAT1025ZI-25-GT3 CAT1025ZI-28-GT3 CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025ZI-25-GT3 CAT1025ZI-28-GT3 CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025WI-30-T3 CAT1025ZI-28-GT3 CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025WI-30-T3 CAT1025WI-28-G CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025WI-30-T3 CAT1025WI-28-G CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025WI-30-T3 CAT1025WI-28-G CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025ZI-25-GT3 CAT1025WI-28-G CAT1025ZI-30-GT3 CAT1025ZI-42-GT3 CAT1025ZI-45-GT3 CAT1025WI-30-T3 CAT1025WI-28-G CAT1025WI-42-G CAT1025LI-42-G CAT1025WI-28-T3 CAT1025WI-25-T3 CAT1025ZI-42-T3 CAT1025UI-28-G CAT1025WI-30-GT3 CAT1025ZI-25-GT3 CAT1025WI-28-T3 CAT1025WI-25-T3 CAT1025ZI-42-T3 CAT1025LI-28-G CAT1025WI-30-GT3 CAT1025ZI-25-G