Rev. 2 — 15 October 2021

Product data sheet

General description 1

The TJR1448 is a member of the TJR144x family of transceivers that provide an interface between a Controller Area Network (CAN) or CAN FD (Flexible Data rate) protocol controller and the physical two-wire CAN bus. TJR144x transceivers implement the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5, and are fully interoperable with high-speed Classical CAN and CAN FD transceivers. All TJR144x variants enable reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s and are qualified to AEC-Q100 Grade 0, supporting operation at 150 °C ambient temperature.

The TJR1448 is intended as a simple replacement for dual high-speed Classical CAN and CAN FD transceivers, such as the TJA1059 from NXP. It offers pin compatibility and is designed to avoid changes to hardware and software design, allowing the TJR1448 to be easily retrofitted to existing applications.

An AEC-Q100 Grade 1 variant, the TJA1448, is available to support operation at 125 °C ambient temperature.

1.1 TJR1448 variants

The TJR1448 comes in three variants. The TJR1448A and TJR1448B are available in SO14 and HVSON14 packages. The TJR1448C comes in a HVSON14 package:

- The TJR1448A is a dual high-speed CAN transceiver with Normal and Standby modes and a VIO supply pin. The VIO pin allows for direct interfacing with 3.3 V and 5 Vsupplied microcontrollers.
- The TJR1448B is a high-speed CAN transceiver with Normal and Standby modes.
- The TJR1448C is a dual high-speed CAN transceiver with Normal and Standby modes, a VIO supply pin and RXD latching. The VIO pin allows for direct interfacing with 3.3 V and 5 V-supplied microcontrollers.

Features and benefits 2

2.1 General

- ISO 11898-2:2016, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant
- · Standard CAN and CAN FD data bit rates up to 5 Mbit/s
- Low Electromagnetic Emission (EME) and high Electromagnetic Immunity (EMI)
- Qualified according to AEC-Q100 Grade 0
- TJR1448A/C only: VIO input for interfacing with 3.3 V to 5 V microcontrollers
- · Fully independent control of two transceivers combined monolithically in a single package



- All variants are available in a leadless HVSON14 (3.0 mm x 4.5 mm) package with improved Automated Optical Inspection (AOI) capability; TJR1448A/B available in an SO14 package.
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)

2.2 Predictable and fail-safe behavior

- Undervoltage detection with defined handling on all supply pins
- Full functionality guaranteed from the undervoltage detection thresholds up to the maximum limiting voltage values
- Defined behavior below the undervoltage detection thresholds
- Transceiver disengages from the bus (high-ohmic) when the supply voltage drops below the Off mode threshold
- Internal biasing of TXD and mode selection input pins, to enable defined fail-safe behavior

2.3 Low-power management

- · Very low-current Standby mode with host and bus wake-up capability
- TJR1448A/C only: CAN wake-up receiver powered by $V_{\rm IO}$ allowing $V_{\rm CC}$ to be shut down
- CAN wake-up pattern filter time of 0.5 μs to 1.8 μs meeting Classical CAN and CAN FD requirements
- TJR1448C variant offers RXD wake-up latching to enable wake-up source readout in gateway applications

2.4 Protection

- High ESD handling capability on the bus pins (8 kV IEC and HBM)
- Bus pins protected against transients in automotive environments
- Transmit Data (TXD) dominant time-out function
- Thermally protected

3 Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{CC}	supply voltage		4.5	-	5.5	V
I _{CC}	supply current	Normal mode				
		both channels recessive	-	8	14	mA
		one channel dominant	-	42	67	mA
		both channels dominant	-	77	120	mA
		both channels in Standby mode				
		TJR1448A/C	-	-	2	μA
		TJR1448B	-	11	18	μA
V _{uvd(stb)(VCC)}	standby undervoltage detection voltage on pin VCC		4	-	4.5	V
$V_{uvhys(stb)(VCC)}$	standby undervoltage hysteresis voltage on pin VCC		50	-	-	mV
V _{uvd(swoff)(VCC)}	switch-off undervoltage detection voltage on pin VCC	TJR1448B	2.65	-	2.95	V
V _{IO}	supply voltage on pin VIO		2.95	-	5.5	V
I _{IO}	supply current on pin VIO	Normal mode				
		both channels recessive	-	270	750	μA
		one channel dominant	-	360	1000	μA
		both channels dominant	-	450	1250	μA
		both channels in Standby mode	-	11	16	μA
V _{uvd(swoff)(VIO)}	switch-off undervoltage detection voltage on pin VIO		2.65	-	2.95	V
V _{ESD}	electrostatic discharge voltage	IEC 61000-4-2 on pins CANHx and CANLx	-8	-	+8	kV
V _{CANH}	voltage on pin CANH	pins CANH1 and CANH2; limiting value according to IEC 60134	-36	-	+40	V
V _{CANL}	voltage on pin CANL	pins CANL1 and CANL2; limiting value according to IEC 60134	-36	-	+40	V
T _{vj}	virtual junction temperature		-40	-	+175	°C

Ordering information 4

Type number	Package	Package							
	Name	Description	Version						
TJR1448AT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1						
TJR1448BT									
TJR1448ATK	HVSON14	plastic thermal enhanced very thin small outline package; no	SOT1086-2						
TJR1448BTK		leads; 14 terminals; body 3 × 4.5 × 0.85 mm							
TJR1448CTK									

Table 3. TJR1448 feature overview


See <u>Section 19</u> for a feature overview of the complete TJx144x/TJx146x/TJF1441 family.

	Mode	s				Supp	lies	1	Data	rate	Addit	ional f	eatures	6		
Device ^[1]	Normal	Standby	Sleep	Silent/Listen-only	Selectable Off	VCC pin	VIO pin	VBAT pin	Up to 5 Mbit/s CAN FD	Up to 8 Mbit/s CAN FD	Signal improvement ^[2]	Wake-up source recognition ^[3]	Short WUP support [0.5 - 1.8 µs] ^[4]	Single supply pin wake-up ^[5]	TXD dominant timeout	Local diagnostics via ERR_N pin
TJR1448A	•	•				•	•		•				•	•	•	
TJR1448B	•	•				•			•				•		•	
TJR1448C	•	•				•	•		•			•	•	•	•	

TJR1448 is AEC-Q100 Grade 0. CAN FD Signal Improvement Capability (SIC) according to CiA 601-4:2019. RXD is held LOW after wake-up request, enabling wake-up source recognition. WUP = wake-up pattern according ISO11898-2:2016. Only VBAT supply needed for wake-up.


[1] [2] [3] [4] [5]

5 Block diagrams




TJR1448

Dual high-speed CAN transceiver with Standby mode



6 Pinning information



6.1 Pinning

6.2 Pin description

Symbol	Pin	Type ^[1]	Description
TXD1	1	I	transmit data input 1; inputs data (from the CAN controller) to be written to CANH1/CANL1 bus lines
GND ^[2]	2	G	ground
VCC	3	Р	5 V supply voltage input
RXD1	4	0	receive data output 1; outputs data read from bus lines CANH1/CANL1 (to the CAN controller)
GND ^[2]	5	G	ground
TXD2	6	I	transmit data input 2; inputs data (from the CAN controller) to be written to CANH1/CANL1 bus lines
RXD2	7	0	receive data output 2; outputs data read from bus lines CANH2/CANL2 (to the CAN controller)
STB2	8	I	Standby mode control input 2 (HIGH: Standby mode; LOW: Normal mode)
CANL2	9	AIO	LOW-level CAN bus line 2
CANH2	10	AIO	HIGH-level CAN bus line 2
VIO	11	Р	supply voltage input for I/O level adapter
CANL1	12	AIO	LOW-level CAN bus line 1
CANH1	13	AIO	HIGH-level CAN bus line 1
STB1	14	I	Standby mode control input 1 (HIGH: Standby mode; LOW: Normal mode)

Table 4. Pin description: TJR1448A/C

I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground. HVSON package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is also recommended to solder the exposed center pad to board ground. [1] [2]

Symbol	Pin	Type ^[1]	Description
TXD1	1	I	transmit data input 1; inputs data (from the CAN controller) to be written to CANH1/CANL1 bus lines
GND ^[2]	2	G	ground
VCC	3	Р	5 V supply voltage input
RXD1	4	0	receive data output 1; outputs data read from bus lines CANH1/CANL1 (to the CAN controller)
TXD2	5	I	transmit data input 2; inputs data (from the CAN controller) to be written to CANH2/CANL2 bus lines
GND ^[2]	6	G	ground
n.c.	7	-	not connected
RXD2	8	0	receive data output 2; outputs data read from bus lines CANH2/CANL2 (to the CAN controller)
CANL2	9	AIO	LOW-level CAN bus line 2
CANH2	10	AIO	HIGH-level CAN bus line 2
STB2	11	I	Standby mode control input 2 (HIGH: Standby mode; LOW: Normal mode)
CANL1	12	AIO	LOW-level CAN bus line 1
CANH1	13	AIO	HIGH-level CAN bus line 1
STB1	14	I	Standby mode control input 1 (HIGH: Standby mode; LOW: Normal mode)

Table 5. Pin description: TJR1448B

[1] [2]

I: digital input; O: digital output; AIO: analog input/output; P: power supply; G: ground. HVSON package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is also recommended to solder the exposed center pad to board ground.

7 Functional description


7.1 Operating modes


The TJR1448 supports three operating modes per transceiver, Normal, Standby and Off. The operating mode is selected independently for each transceiver via pins STB1 and STB2. See <u>Table 6</u> for a description of the operating modes under normal supply conditions. Mode changes are completed after transition time $t_{t(moch)}$.

Table 6. Operating modes

Mode	Inputs		Outputs	
	Pin STB1/STB2	Pin TXD1/TXD2	CAN1/CAN2 driver	Pin RXD1/RXD2
Normal	LOW	LOW	dominant	LOW
		HIGH	recessive	LOW when bus dominant
				HIGH when bus recessive
Standby	HIGH	Х	biased to ground	TJR1448A/B: follows BUS when wake-up detected TJR1448C: LOW when wake-up detected
				HIGH when no wake-up detected
Off ^[1]	X	х	high-ohmic state	high-ohmic state

[1] Off mode is entered when the voltage on pin VIO (TJR1448A/C) or pin VCC (TJR1448B) is below the switch-off undervoltage detection threshold.





7.1.1 Off mode

The TJR1448 switches to Off mode from any mode when the supply voltage (on pin VIO in TJR1448A/C and VCC in TJR1448B) falls below the switch-off undervoltage threshold ($V_{uvd(swoff)(VCC)}$ or $V_{uvd(swoff)(VIO)}$). This is the default mode when the supply is first connected.

In Off mode, the CAN pins and RXDx pins are in a high-ohmic state.

7.1.2 Standby mode

When the supply voltage (V_{IO} for TJR1448A/C or V_{CC} for TJR1448B) rises above the switch-off undervoltage detection threshold, the TJR1448 starts to boot up, triggering an initialization procedure. The TJR1448 switches to the selected mode after $\underline{t_{startup}}$.

Standby mode is selected when pin STBx goes HIGH. In this mode, the transceiver is unable to transmit or receive data and a low-power receiver is activated to monitor the bus for a wake-up pattern. The transmitter and Normal-mode receiver blocks are switched off and the bus pins are biased to ground to minimize system supply current. Pin RXDx in the TJR1448A/B follows the bus after a wake-up request has been detected. In the TJR1448C, RXDx is forced LOW when a wake-up request is detected.

A transition to Normal mode is triggered when STBx is forced LOW (provided $V_{CC} > V_{uvd(stb)(VCC)}$ and $V_{IO} > V_{uvd(swoff)(VIO)}$ in the TJR1448A/C).

If V_{CC} is below V_{uvd(stb)(VCC)} when STBx goes LOW (with V_{IO} > V_{uvd(swoff)(VIO)} in TJR1448A/C and V_{CC} > V_{uvd(swoff)(VCC)} in TJR1448B), the TJR1448 will remain in Standby mode. Pending wake-up events will be cleared and differential data on the bus pins converted to digital data via the low-power receiver and output on pin RXDx.

In the TJR1448A/C, the low-power receiver is supplied from V_{IO} and can detect CAN bus activity when V_{IO} is above $V_{uvd(swoff)(VIO)}$ (even if V_{IO} is the only available supply voltage).

7.1.3 Normal mode

A LOW level on pin STBx selects Normal mode, provided the supply voltage on pin VCC is above the standby undervoltage detection threshold, $V_{uvd(stb)(VCC)}$.

In this mode, the transceiver can transmit and receive data via bus lines CANHx and CANLx. Pin TXDx must be HIGH at least once in Normal Mode before transmission can begin. The differential receiver converts the analog data on the bus lines into digital data on pin RXDx. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible EME. In recessive state, the output voltage on the bus pins is $V_{CC}/2$.

7.1.4 Operating modes and gap-free operation

Gap-free operation guarantees defined behavior at all voltage levels. Supply voltage-tooperating mode mapping is detailed in <u>Figure 6</u> and in the state diagrams (<u>Figure 4</u> and <u>Figure 5</u>).

	TJR1448A/C						TJR1448B	
	5.5 V - 6 V ^[1]			Fully functional	[2][3]		5.5 V - 6 V ^[1]	Fully functional ^{[2][3]}
e on VCC	V _{CC} operating range (4.5 V - 5.5 V)		Fully functional ^{[2][3]} OR Off ^[4]	Fully functional ^[2] AND characteristics guaranteed ^[5]		Voltage range on VCC	V _{CC} operating range (4.5 V - 5.5 V)	Fully functional ^[2] AND characteristics guaranteed ^[5]
Voltage range on VCC	V _{uvd(stb)(VCC)} range ^[6]	Off	Fully functional ^[2] OR Standby OR Off ^[4]	Fully functional ^[2] OR Standby ^[4]			V _{uvd(stb)(VCC)} range	Fully functional ^[2] OR Standby ^[4]
Volt						Volt	2.95 V - 4 V	Standby
	-0.3 V - 4 V		Standby OR Off ^[4]	Standby			V _{uvd(swoff)(VCC)} range	Standby OR Off ^[4]
							-0.3 V - 2.65 V	Off
		-0.3 V - 2.65 V	V _{uvd(swoff)} (ViO) range ^[6]	V _{IO} operating range (2.95 V - 5.5 V)	5.5 V - 6 V ^[1]			
			Voltage ra	nge on VIO				
[2] [3] [4]	characteristics, function functionality cannot be Target transceiver func Prolonged operation of characteristics are gua For a given value of V _C thresholds (V _{uvd(stb)} (V _C in this data sheet). To g minimum thresholds sp Datasheet characteristic characteristics tables. The following applies to - If both V _{CC} and V _{IO} a - If V _{CC} is below and V	nality of guara tionali the do rantee C (and $CC)$, V_{u} uaran ecified ics are of TJR1 ire abo	or performance may occunteed. ty as described in this da voice outside the operatin d provided the AMR has I V _{IO} in TJR1448A/C), a s vd(swoff)(VIO) and Vuvd(sw tee the device will be in a d for these undervoltage of guaranteed within the V _i 448A/C: voe the undervoltage three voe the undervoltage three	r. Returning from above A tasheet is applicable. Ig range may impact reliat not been exceeded. pecific device will be in a voff)(VCC)). The actual thre is pecific state, V _{IO} and V ₀ detection ranges.	MR to bility ov single sholds CC mus ges. Ex unction ndby m	the op rer life define can v st be e ceptio nal. node.	table). Above the AMR, ir perating range, datasheet time. Returning to the ope ad state determined by its u rary between devices (with ither above the maximum ons are described in the St	characteristics and rating range, datasheet undervoltage detection in the ranges specified or below the

7.2 Remote wake-up (via the CAN bus)

In Standby mode, the TJR1448 wakes up when a dedicated wake-up pattern (specified in ISO 11898-2: 2016) is detected on the bus.

The wake-up pattern consists of:

- a dominant phase of at least $\underline{t_{wake(busdom)}}$ followed by
- a recessive phase of at least $\underline{t_{wake(busrec)}}$ followed by
- a dominant phase of at least twake(busdom)

Dominant or recessive bits between the above mentioned phases that are shorter than $t_{wake(busdom)}$ and $t_{wake(busrec)}$ respectively are ignored.

The complete dominant-recessive-dominant pattern must be received within $\underline{t_{to(wake)bus}}$ to be recognized as a valid wake-up pattern (see Figure 7 for TJR1448A/B wake-up timing


and <u>Figure 8</u> for TJR1448C wake-up timing). Otherwise, the internal wake-up logic is reset. The complete wake-up pattern then needs to be retransmitted to trigger a wake-up event. Pin RXDx remains HIGH until the wake-up event has been triggered.

After a wake-up sequence has been detected, the TJR1448A/B remains in Standby mode with the bus signals reflected on RXDx after $\underline{t_{startup(RXD)}}$. Note that dominant or recessive phases lasting less than $\underline{t_{fltr(wake)bus}}$ will not be detected by the low-power differential receiver and will not be reflected on RXDx in Standby mode (see Figure 7).

The TJR1448C also remains in Standby mode after a wake-up sequence has been detected, but pin RXDx switches LOW after $t_{startup(RXD)}$ (see Figure 8).

A wake-up event is not flagged on RXDx if any of the following events occurs while a valid wake-up pattern is being received:

- · The device switches to Normal mode
- The complete wake-up pattern was not received within tto(wake)bus
- A V_{CC} or V_{IO} switch-off undervoltage is detected (V_{CC} < V_{uvd(swoff)(VCC)} or V_{IO} < $V_{uvd(swoff)(VIO)}$; see <u>Section 7.3.3</u>)



(1) During $t_{startup(RXD)}$, the low-power receiver is on but pin RXDx is not active (i.e. HIGH/recessive). The first dominant pulse of width $\geq t_{fltr(wake)bus}$ that ends after $t_{startup(RXD)}$ will trigger RXDx to go LOW/dominant. Figure 7. TJR1448A/B wake-up timing

TJR1448 Product data sheet © NXP B.V. 2021. All rights reserved.

7.3 Fail-safe features

7.3.1 TXD dominant timeout function

A hardware and/or software application failure in Normal mode that caused pin TXDx to be held LOW would drive the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out function prevents such a network lock-up. A 'TXD dominant timeout' timer is started when pin TXDx goes LOW. If the LOW state on this pin persists for longer than $\underline{t}_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. The TXD dominant time-out timer is reset when pin TXDx is set HIGH.

7.3.2 Internal biasing of TXDx and STBx input pins

Pins TXDx and STBx have internal pull-ups to V_{CC}/V_{IO} to ensure a safe, defined state in case one, or both, of these pins is left or becomes floating. Pull-up resistors are active on these pins in all states; they should be held at the V_{CC}/V_{IO} level in Standby mode to minimize supply current.

7.3.3 Undervoltage detection on pins VCC and VIO

If V_{CC} drops below the standby undervoltage detection threshold (V_{uvd(stb)(VCC)}) for t_{det(uv)}, both transceivers switch to Standby mode. The logic state of pin STBx is ignored until V_{CC} has recovered.

In the TJR1448A/C, if V_{IO} drops below the switch-off undervoltage detection threshold $(V_{uvd(swoff)(VIO)})$ for $t_{uvd(swoff)}$, both transceiver switch to Off mode and disengage from the bus (high-ohmic) until V_{IO} has recovered.

In the TJR1448B, if V_{CC} drops below the switch-off undervoltage detection threshold $(V_{uvd(swoff)(VCC)})$ for $t_{uvd(swoff)}$, both transceivers switch to Off mode and disengage from the bus (high-ohmic) until V_{CC} has recovered.

7.3.4 Overtemperature protection

The device is protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature, $T_{j(sd)}$, the CAN bus drivers are disabled. When the junction temperature drops below $T_{j(sd)rel}$, the CAN bus drivers recover once TXDx has been reset to HIGH and Normal mode is selected (waiting for TXDx to go HIGH prevents output driver oscillation due to small variations in temperature).

7.3.5 I/O levels

Pin VIO on the TJR1448A/C should be connected to the same supply voltage used to supply the microcontroller (see Figure 1). This adjusts the signal levels on pins TXDx, RXDx and STBx to the I/O levels of the microcontroller, allowing for direct interfacing without additional glue logic. Pin VIO also provides the internal supply voltage for the low-power differential receiver. For applications running in low-power mode, this allows the bus lines to be monitored for activity even if there is no supply voltage on pin VCC.

All I/O levels are related to V_{CC} in the TJR1448B and are, therefore, compatible with 5 V microcontrollers. Spurious signals from the microcontroller on pins STB1 and STB2 are filtered out with a filter time of $\underline{t_{fltr(IO)}}$.

Limiting values 8

Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134); all voltages are referenced to pin GND, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Max	Unit
V _x	voltage on pin x ^[1]	pins VCC, VIO (TJR1448A), TXDx, STBx		-0.3	+6	V
				-	+7 ^[2]	V
		pins CANHx, CANLx		-36	+40	V
		pin RXDx				-
		TJR1448A/C		-0.3	V _{IO} +0.3 ^[3]	V
		TJR1448B		-0.3	V _{CC} +0.3 ^[3]	V
V _(CANH-CANL)	voltage between pin CANH and pin CANL	between pins CANH1 and CANL1 and between CANH2 and CANL2		-40	+40	V
V _{trt}	transient voltage	on pins CANHx, CANLx	[4]			
		pulse 1		-100	-	V
		pulse 2a		-	+75	V
		pulse 3a		-150	-	V
		pulse 3b		-	+100	V
V _{ESD}	electrostatic discharge	IEC 61000-4-2 (150 pF, 330 Ω discharge circuit)	[5]			
	voltage	on pins CANHx, CANLx		-8	+8	kV
		Human Body Model (HBM)				
		on any pin	[6]	-4	+4	kV
		on pins CANHx, CANLx	[7]	-8	+8	kV
		Charged Device Model (CDM)	[8]			
		on corner pins		-750	+750	V
		on any other pin		-500	+500	V
T _{vj}	virtual junction temperature		[9]	-40	+175	°C
T _{stg}	storage temperature		[10]	-55	+150	°C

The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these [1] values.

[2] [3]

The device can withstand voltages between 6 V and 7 V for a total of 20 s over the product lifetime. Subject to the qualifications detailed in Table notes 1 and 2 above for pins VCC, VIO, TXDx and STBx. Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO7637. Verified by an external test house according to IEC TS 62228, Section 4.3. [4]

[5]

According to AEC-Q100-002. [6]

Pins stressed to reference group containing all ground and supply pins, emulating the application circuits (Figure 1 and Figure 2). HBM pulse as specified [7] in AEC-Q100-002 used.

According to AEC-Q100-011. [8]

[9] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: $T_{vj} = T_{amb} + P \times R_{th(j-a)}$, where $R_{th(j-a)}$ is a fixed value used in the calculation of T_{vj} . The rating for T_{vj} limits the allowable combinations of power dissipation (P) and ambient temperature (T_{amb}). [10] T_{stg} in application according to IEC61360-4. For component transport and storage conditions, see instead IEC61760-2.

Thermal characteristics 9

Table 8. Thermal characteristics

Value determined for free convection conditions on a JEDEC 2S2P board.

Symbol	Parameter	Conditions ^[1]	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	SO14	62	K/W
		HVSON14	42	K/W
R _{th(j-c)}	thermal resistance from junction to case ^[2]	HVSON14	10	K/W
Ψ_{j-top}	thermal characterization parameter from junction to top of package	SO14	8	K/W
		HVSON14	4	K/W

According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers (thickness: 35 µm) [1] and thermal via array under the exposed pad connected to the first inner copper layer (thickness: 70 μ m). Case temperature refers to the center of the heatsink at the bottom of the package.

[2]

10 Static characteristics

Table 9. Static characteristics

 T_{vj} = -40 °C to +175 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.95 V to 5.5 V (TJR1448A/C); R_L = 60 Ω unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.^[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pin	VCC					
V _{CC}	supply voltage		4.5	-	5.5	V
V _{uvd(stb)}	standby undervoltage detection voltage	[2	^{!]} 4	-	4.5	V
V _{uvhys(stb)}	standby undervoltage hysteresis voltage		50	-	-	mV
V _{uvd(swoff)}	switch-off undervoltage detection voltage	TJR1448B ^{[2}	^{2]} 2.65	-	2.95	V
I _{CC}	supply current	Normal mode				
		both channels recessive; $V_{TXDx} = V_{IO}^{[3]}$	-	8	14	mA
		one channel dominant; one channel recessive; t < $t_{to(dom)TXD}$	-	42	67	mA
		both channels dominant; V _{TXDx} = 0 V; t < t _{to(dom)TXD}	-	77	120	mA
		both channels dominant; V _{TXDx} = 0 V; short circuit on bus lines; -3 V < (V _{CANHx} = V _{CANLx}) < +40 V	-	-	250	mA
		Standby mode				
		TJR1448A,C; T _{vj} < 85 °C	-	-	2	μA
		TJR1448B; T _{vj} < 85 °C	-	11	18	μA
I/O level ad	apter supply; pin VIO (TJR144	8A/C)				
V _{IO}	supply voltage		2.95	-	5.5	V

TJR1448

© NXP B.V. 2021. All rights reserved.

Table 9. Static characteristics...continued

 T_{vj} = -40 °C to +175 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.95 V to 5.5 V (TJR1448A/C); R_L = 60 Ω unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.^[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{uvd(swoff)}	switch-off undervoltage detection voltage	[2.65	-	2.95	V
I _{IO}	supply current	Normal mode				
		both channels recessive; $V_{TXDx} = V_{IO}$	-	270	750	μA
		one channel dominant; one channel recessive	-	360	1000	μA
		both channels dominant; V _{TXDx} = 0 V	-	450	1250	μA
		Standby mode; T _{vj} < 85 °C	-	11	16	μA
CAN transm	it data input; pins TXD1 and TXD	02			·	
V _{IH}	HIGH-level input voltage		0.7V _{IO} ^[3]	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{IO} ^[3]	V
$V_{hys(TXD)}$	hysteresis voltage on pin TXD		50	-	-	mV
R _{pu}	pull-up resistance		20	-	80	kΩ
C _i	input capacitance	[4	-	-	10	pF
CAN receive	e data output; pins RXD1 and RX	D2		1		_
I _{OH}	HIGH-level output current	$V_{RXDx} = V_{IO}^{[3]} - 0.4 V$	-10	-	-1	mA
l _{OL}	LOW-level output current	V _{RXDx} = 0.4 V; bus dominant	1	-	10	mA
Standby con	ntrol input; pins STB1 and STB2	1			1	
V _{IH}	HIGH-level input voltage		0.7V _{IO} ^[3]	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{IO} ^[3]	V
V _{hys}	hysteresis voltage		50	-	-	mV
R _{pu}	pull-up resistance		20	-	80	kΩ
C _i	input capacitance	[4	^{1]} -	-	10	pF
Bus lines; pi	ns CANH1, CANH2, CANL1 and	CANL2		1	I	1
V _{O(dom)}	dominant output voltage					
		pin CANHx	2.75	3.5	4.5	V
		pin CANLx	0.5	1.5	2.25	V
V _{TXsym}	transmitter voltage symmetry	$V_{TXsym} = V_{CANHx} + V_{CANLx};$ $C_{SPLIT} = 4.7 \text{ nF};$ $f_{TXD} = 250 \text{ kHz}, 1 \text{ MHz or } 2.5 \text{ MHz}$	0.0 ()()	-	1.1V _{CC}	V
V _{cm(step)}	common mode voltage step	د ا ا	5]	-	+150	mV

Table 9. Static characteristics...continued

$T_{vj} = -40 \text{ °C to } +175 \text{ °C}; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; V_{IO} = 2.95 \text{ V to } 5.5 \text{ V} (TJR1448A/C); R_L = 60 \Omega \text{ unless specified otherwise; all } 1000 \text{ m}^{-1}$
voltages are defined with respect to ground; positive currents flow into the IC. ¹¹

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{cm(p-p)}	peak-to-peak common mode voltage	[4 [5 [6]	-	+300	mV
V _{O(dif)}	differential output voltage	dominant; Normal mode; $V_{TXDx} = 0 V$; t < $t_{to(dom)TXD}$; $V_{CC} \ge 4.75 V$				
		R_L = 50 Ω to 65 Ω	1.5	-	3	V
		$R_L = 45 \Omega$ to 70 Ω	1.4	-	3.3	V
		R _L = 2240 Ω ^{[4}	[]] 1.5	-	5	V
		recessive; no load				
		Normal mode; V _{TXDx} = V _{IO} ^[3]	-50	-	+50	mV
		Standby mode	-0.2	-	+0.2	V
V _{O(rec)}	recessive output voltage	Normal mode; V _{TXDx} = V _{IO} ^[3] ; no load	2	2.5	3	V
		Standby mode; no load	-0.1	-	+0.1	V
V _{th(RX)} dif	differential receiver threshold voltage	$\begin{array}{l} -12 \ V \leq V_{CANHx} \leq +12 \ V; \\ -12 \ V \leq V_{CAXNL} \leq +12 \ V \end{array}$				
		Normal mode	0.5	-	0.9	V
		Standby mode	0.4	-	1.1	V
V _{rec(RX)} receiver recessive voltage	$\begin{array}{l} -12 \ V \leq V_{CANHx} \leq +12 \ V; \\ -12 \ V \leq V_{CANLx} \leq +12 \ V \end{array}$					
		Normal mode	-4	-	+0.5	V
		Standby mode	-4	-	+0.4	V
V _{dom(RX)}	receiver dominant voltage	$\begin{array}{l} -12 \ V \leq V_{CANHx} \leq +12 \ V; \\ -12 \ V \leq V_{CANLx} \leq +12 \ V \end{array}$				
		Normal mode	0.9	-	9	V
		Standby mode	1.1	-	9	V
V _{hys(RX)dif}	differential receiver hysteresis voltage	-12 V \leq V _{CANHx} \leq +12 V; -12 V \leq V _{CANLx} \leq +12 V; Normal mode	50	-	-	mV
I _{O(sc)}	short-circuit output current	$\begin{array}{l} -15 \ V \leq V_{CANHx} \leq +40 \ V; \\ -15 \ V \leq V_{CANLx} \leq +40 \ V \end{array}$	-	-	115	mA
I _{O(sc)} rec	recessive short-circuit output current	-27 V \leq V _{CANHx} \leq +32 V; -27 V \leq V _{CANLx} \leq +32 V; Normal mode; V _{TXD} = V _{I0} ^[3]	-3	-	+3	mA
IL	leakage current	$V_{CC} = V_{IO} = 0$ V or pins shorted to GND via 47 K Ω ; $V_{CANHx} = V_{CANLx} = 5$ V	-10	-	+10	μA
R _i	input resistance	$\begin{array}{l} -2 \ V \leq V_{CANLx} \leq +7 \ V; \\ -2 \ V \leq V_{CANHx} \leq +7 \ V \end{array}$	25	40	50	kΩ
∆R _i	input resistance deviation	$\begin{array}{l} 0 \ V \leq V_{CANLx} \leq +5 \ V; \\ 0 \ V \leq V_{CANHx} \leq +5 \ V \end{array}$	-3	-	+3	%
R _{i(dif)}	differential input resistance	$\begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array}$	50	80	100	kΩ

Table 9. Static characteristics...continued

 T_{vj} = -40 °C to +175 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.95 V to 5.5 V (TJR1448A/C); R_L = 60 Ω unless specified otherwise; all voltages are defined with respect to ground; positive currents flow into the IC.^[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{i(cm)}	common-mode input capacitance	[4]	-	-	20	pF
C _{i(dif)}	differential input capacitance	[4]	-	-	10	pF
Temperature	detection					
T _{j(sd)}	shutdown junction temperature	[4]	180	-	200	°C
T _{j(sd)rel}	release shutdown junction temperature	[4]	175	-	195	°C

All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges. Undervoltage is detected between min and max values. Undervoltage is guaranteed to be detected below min value and guaranteed not to be detected [1]

[2] above max value.

V_{CC} in TJR1448B [3]

Not tested in production; guaranteed by design. The test circuit used to measure the bus output voltage symmetry and the common-mode voltages (which includes C_{SPLIT}) is shown in Figure 15. [4] [5] [6]

See Figure 11

11 Dynamic characteristics

Table 10. Dynamic characteristics

 T_{vj} = -40 °C to +175 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.95 V to 5.5 V (TJR1448A/C); R_L = 60 Ω unless specified otherwise; all voltages are defined with respect to ground.^[1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
CAN timing c	haracteristics; t _{bit(TXD)} ≥ 200 ns; see <u>Figure S</u>	9, Figure 10 and Figure 14		1	-1		
t _{d(TXD-busdom)}	delay time from TXD to bus dominant	Normal mode		-	-	102.5	ns
t _{d(TXD-busrec)}	delay time from TXD to bus recessive	Normal mode		-	-	102.5	ns
t _{d(busdom-RXD)}	delay time from bus dominant to RXD	Normal mode		-	-	127.5	ns
t _{d(busrec-RXD)}	delay time from bus recessive to RXD	Normal mode		-	-	127.5	ns
t _{d(TXDL-RXDL)}	delay time from TXD LOW to RXD LOW	Normal mode		-	-	230	ns
t _{d(TXDH-RXDH)}	delay time from TXD HIGH to RXD HIGH	Normal mode		-	-	230	ns
CAN FD timir	ng characteristics according to ISO 11898-2:	2016; see <u>Figure 10</u> and <u>Figure 1</u>	4	1			
t _{bit(bus)}	transmitted recessive bit width	t _{bit(TXD)} = 500 ns		435	-	530	ns
		t _{bit(TXD)} = 200 ns		155	-	210	ns
Δt _{rec}	receiver timing symmetry	t _{bit(TXD)} = 500 ns		-65	-	+40	ns
		t _{bit(TXD)} = 200 ns		-45	-	+15	ns
t _{bit(RXD)}	bit time on pin RXD	t _{bit(TXD)} = 500 ns		400	-	550	ns
		t _{bit(TXD)} = 200 ns		120	-	220	ns
Dominant tim	e-out time; pins TXD1 and TXD2			1			
<u>t_{to(dom)}TXD</u>	TXD dominant time-out time	V _{TXD} = 0 V; Normal mode	[2] [3]	0.8	-	9	ms
Bus wake-up	times; pins CANH1, CANH2 and CANL1, C	ANL2; see <u>Figure 7</u> and <u>Figure 8</u>		1			
<u>twake(busdom)</u>	bus dominant wake-up time	Standby mode	[2] [4]	0.5	-	1.8	μs
<u>twake(busrec)</u>	bus recessive wake-up time	Standby mode	[2] [4]	0.5	-	1.8	μs
<u>t_{to(wake)bus}</u>	bus wake-up time-out time	Standby mode	[2] [3]	0.8	-	9	ms
t <u>fltr(wake)bus</u>	bus wake-up filter time	TJR1448A/B; Standby mode	[2]	-	-	1.8	μs
Mode transition	ons			1			
<u>t_{t(moch)}</u>	mode change transition time		[2]	-	-	50	μs
<u>t</u> startup	start-up time		[2]	-	-	1	ms
<u>t_{startup}(RXD)</u>	RXD start-up time	after wake-up detected	[2] [5]	4	-	20	μs
IO filter; pins	STB1 and STB2			1			
<u>t_{fltr(IO)}</u>	IO filter time		[6]	1	-	5	μs
Undervoltage	detection; see <u>Figure 4</u> and <u>Figure 5</u>			1	1		
t _{det(uv)}	undervoltage detection time	on pin VCC	[2]	-	-	30	μs
t _{uvd(swoff)}	switch-off undervoltage detection time	on pin VCC; TJR1448B	[2]	-	-	30	μs
TJR1448		his document is subject to legal disclaimers.				V. 2021. All righ	

Table 10. Dynamic characteristics...continued

 T_{vj} = -40 °C to +175 °C; V_{CC} = 4.5 V to 5.5 V; V_{IO} = 2.95 V to 5.5 V (TJR1448A/C); R_L = 60 Ω unless specified otherwise; all voltages are defined with respect to ground.^[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		on pin VIO; TJR1448A/C ^[2]			30	μs
t _{rec(uv)}	undervoltage recovery time	on pin VCC ^[2]	-	-	50	μs

 All parameters are guaranteed over the junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage ranges.


[2] Not tested in production; guaranteed by design.

[3] Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.

[4] A dominant/recessive phase shorter than the min value is guaranteed not be seen as a dominant/recessive bit; a dominant/recessive phase longer than the max value is guaranteed to be seen as a dominant/recessive bit.

[5] When a wake-up is detected, RXD start-up time is between the min and max values. RXD cannot be relied on below the min value; RXD can be relied on above the max value; see Figure 7 and Figure 8.


[6] Pulses shorter than the min value are guaranteed to be filtered out; pulses longer than the max value are guaranteed to be processed.




NXP Semiconductors

TJR1448


Dual high-speed CAN transceiver with Standby mode






12 Application information

12.1 Application diagrams







12.2 Application hints

Further information on the application of the TJR1448 can be found in NXP application hints AH2002 '*TJx144x/TJx146x Application Hints*', available on request from NXP Semiconductors.

13 Test information






13.1 Quality information


This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q100 Rev-H - Failure mechanism based stress test qualification for integrated circuits*, and is suitable for use in automotive applications.

14 Package outline



TJR1448 Product data sheet

28 / 38



TJR1448 Product data sheet

15 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

16 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- · Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- · Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 18</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 11</u> and <u>Table 12</u>

Table 11. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm ³)					
	< 350	≥ 350				
< 2.5	235	220				
≥ 2.5	220	220				

Table 12. Lead-free process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)						
	Volume (mm ³)						
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see <u>Figure 18</u>.

TJR1448

Dual high-speed CAN transceiver with Standby mode



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

17 Soldering of HVSON packages

<u>Section 16</u> contains a brief introduction to the techniques most commonly used to solder Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON leadless package ICs can be found in the following application note:

• AN10365 "Surface mount reflow soldering description"

18 Appendix: ISO 11898-2:2016 parameter cross-reference list

ISO 11898-2:2016		NXP data sheet			
Parameter	Notation	Symbol	Parameter		
HS-PMA dominant output characteristics					
Single ended voltage on CAN_H	V _{CAN_H}	V _{O(dom)}	dominant output voltage		
Single ended voltage on CAN_L	V _{CAN_L}	_			
Differential voltage on normal bus load	V _{Diff}	V _{O(dif)}	differential output voltage		
Differential voltage on effective resistance during arbitration					
Optional: Differential voltage on extended bus load range	-				
HS-PMA driver symmetry					
Driver symmetry	V _{SYM}	V _{TXsym}	transmitter voltage symmetry		
Maximum HS-PMA driver output current					
Absolute current on CAN_H	I _{CAN_H}	I _{O(sc)}	short-circuit output current		
Absolute current on CAN_L	I _{CAN_L}				
HS-PMA recessive output characteristics, bus biasing ac	tive/inactiv	ve			
Single ended output voltage on CAN_H	V _{CAN_H}	V _{O(rec)}	recessive output voltage		
Single ended output voltage on CAN_L	V _{CAN_L}				
Differential output voltage	V _{Diff}	V _{O(dif)}	differential output voltage		
Optional HS-PMA transmit dominant time-out					
Transmit dominant time-out, long	t _{dom}	t _{to(dom)TXD}	TXD dominant time-out time		
Transmit dominant time-out, short					
HS-PMA static receiver input characteristics, bus biasing	g active/ina	ictive			
Recessive state differential input voltage range Dominant state differential input voltage range	V _{Diff}	V _{th(RX)dif}	differential receiver threshold voltage		
		V _{rec(RX)}	receiver recessive voltage		
		V _{dom(RX)}	receiver dominant voltage		
HS-PMA receiver input resistance (matching)			_		
Differential internal resistance	R _{Diff}	R _{i(dif)}	differential input resistance		
Single ended internal resistance	R _{CAN_H} R _{CAN_L}	R _i	input resistance		
Matching of internal resistance	MR	ΔR _i	input resistance deviation		
HS-PMA implementation loop delay requirement			,		
Loop delay	t _{Loop}	t _{d(TXDH-RXDH)}	delay time from TXD HIGH to RXD HIGH		
		$t_{d(TXDL-RXDL)}$	delay time from TXD LOW to RXD LOW		

ISO 11898-2:2016		NXP data she	et
Parameter	Notation	Symbol	Parameter
Optional HS-PMA implementation data signal timing requ Mbit/s and above 2 Mbit/s up to 5 Mbit/s	uirements f	for use with bit	rates above 1 Mbit/s up to 2
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	t _{Bit(Bus)}	t _{bit(bus)}	transmitted recessive bit width
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	t _{Bit(RXD)}	t _{bit(RXD)}	bit time on pin RXD
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	∆t _{Rec}	∆t _{rec}	receiver timing symmetry
HS-PMA maximum ratings of V_CAN_H, V_{CAN_L} and V_{Diff}			,
Maximum rating V _{Diff}	V _{Diff}	V _(CANH-CANL)	voltage between pin CANH and pin CANL
General maximum rating V_{CAN_H} and V_{CAN_L}	V _{CAN_H}	V _x	voltage on pin x
Optional: Extended maximum rating VCAN_H and VCAN_L	V _{CAN_L}		
HS-PMA maximum leakage currents on CAN_H and CAN	_L, unpow	ered	,
Leakage current on CAN_H, CAN_L	I _{CAN_H} I _{CAN_L}	IL	leakage current
HS-PMA bus biasing control timings			
CAN activity filter time, long	t _{Filter}	t _{wake(busdom)} [1]	bus dominant wake-up time
CAN activity filter time, short		t _{wake(busrec)}	bus recessive wake-up time
Wake-up time-out, short	t _{Wake}	t _{to(wake)bus}	bus wake-up time-out time
Wake-up time-out, long	1		

Table 13. ISO 11898-2:2016 to NXP data sheet parameter conversion...continued

[1] $t_{fltr(wake)bus}$ - bus wake-up filter time, in devices with basic wake-up functionality

19 Appendix: TJx144x/TJx146x/TJF1441 family overview

Table 14. Feature overview of the complete TJx144x/TJx146x/TJF1441 family

	Mode	s				Supp	lies		Data I	rate	Addit	ional fe	eatures	5		
Device ^[1]	Normal	Standby	Sleep	Silent/Listen-only	Selectable Off	VCC pin	VIO pin	VBAT pin	Up to 5 Mbit/s CAN FD	Up to 8 Mbit/s CAN FD ^[2]	Signal improvement ^[3]	Wake-up source recognition ^[4]	Short WUP support [0.5 - 1.8 µs] ^[5]	Single supply pin wake-up ^{le]}	TXD dominant timeout	Local diagnostics via ERR_N pin
TJx1441A	•			•		•	•		•						•	
TJx1441B	•			•		•			•						•	
TJx1441D	•			•	•	•			•						•	
TJF1441A	•			•		•	•		•						[7]	
TJx1442A	•	•				•	•		•				•	•	•	
TJx1442B	•	•				•			•				•		•	
TJx1443A	•	•	•	•		•	•	•	•			•	•	•	•	•
TJx1448A	•	•				•	•		•				•	•	•	
TJx1448B	•	•				•			•				•		•	
TJx1448C	•	•				•	•		•			•	•	•	•	
TJx1462A	•	•				•	•		•	•	•		•	•	•	
TJx1462B	•	•				•			•	•	•		•		•	
TJx1463A	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•

TJx: TJA14xxx is AEC-Q100 Grade 1; TJR14xxx is AEC-Q100 Grade 0; TJF1441A is non-automotive grade. Only guaranteed for TJA146x, AEC-Q100 Grade 1. [1]

[2] [3]

CAN FD Signal Improvement Capability (SIC) according to CiA 601-4:2019.

[4] RXD is held LOW after wake-up request, enabling wake-up source recognition.

[5] WUP = wake-up pattern according ISO11898-2:2016.

[6] [7] Only VIO supply needed for wake-up in TJA1442A, TJA1448A, TJA1448C, TJA1462A; only VBAT supply needed for wake-up in TJA1443A, TJA1463A.

Not having TXD dominant timeout allows for very low data rates in non-automotive grade applications.

20 Revision history

Table 15. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TJR1448 v.2	20211015	Product data sheet	-	TJR1448 v.1
Modifications	 <u>Table 7</u>: table no <u>Section 11</u>: mean 	Table 3) and family (<u>Section 19</u>) ote 10 added asurement conditions for param tability for use in Automotive ap	eter $t_{startup(RXD)}$ revised	laimers revised
TJR1448 v.1	20200907	Product data sheet	-	-

21 Legal information

21.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

21.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

21.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXF Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"),

TJR1448 Product data sheet

TJR1448

Dual high-speed CAN transceiver with Standby mode

then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible

for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security locident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

TJR1448

Dual high-speed CAN transceiver with Standby mode

Contents

4	Constal description	
1 1.1	General description TJR1448 variants	
1.1 2	Features and benefits	I
∠ 2.1		
	General	
2.2	Predictable and fail-safe behavior	
2.3	Low-power management	
2.4	Protection	
3	Quick reference data	
4	Ordering information	
5	Block diagrams	
6	Pinning information	
6.1	Pinning	
6.2	Pin description	
7	Functional description	
7.1	Operating modes	10
7.1.1	Off mode	12
7.1.2	Standby mode	12
7.1.3	Normal mode	13
7.1.4	Operating modes and gap-free operation	13
7.2	Remote wake-up (via the CAN bus)	
7.3	Fail-safe features	
7.3.1	TXD dominant timeout function	
7.3.2	Internal biasing of TXDx and STBx input	
1.0.2	pins	16
7.3.3	Undervoltage detection on pins VCC and	10
1.0.0	VIO	16
7.3.4	Overtemperature protection	
7.3.5	I/O levels	
	Limiting values	
8	Thermal characteristics	11
9 10	Static characteristics	
10		
	Dynamic characteristics	
12	Application information	
12.1	Application diagrams	
12.2	Application hints	
13	Test information	
13.1	Quality information	
14	Package outline	
15	Handling information	
16	Soldering of SMD packages	30
16.1	Introduction to soldering	
16.2	Wave and reflow soldering	
16.3	Wave soldering	
16.4	Reflow soldering	
17	Soldering of HVSON packages	32
18	Appendix: ISO 11898-2:2016 parameter	
	cross-reference list	33
19	Appendix: TJx144x/TJx146x/TJF1441	
-	family overview	35
20	Revision history	
20	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 15 October 2021 Document identifier: TJR1448

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

TJR1448AT/0Z TJR1448ATK/0Z TJR1448BT/0Z TJR1448BTK/0Z TJR1448CTK/0Z