

# PCA9543A/43B

# 2-channel I<sup>2</sup>C-bus switch with interrupt logic and reset

Rev. 8 — 3 April 2014

**Product data sheet** 

## 1. General description

The PCA9543A/43B is a bidirectional translating switch, controlled by the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to two downstream pairs, or channels. Any individual SCx/SDx channels or combination of channels can be selected, determined by the contents of the programmable control register. Two interrupt inputs, INTO and INT1, one for each of the downstream pairs, are provided. One interrupt output, INT, which acts as an AND of the two interrupt inputs, is provided.

An active LOW reset input allows the PCA9543X to recover from a situation where one of the downstream  $I^2C$ -buses is stuck in a LOW state. Pulling the RESET pin LOW resets the  $I^2C$ -bus state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the  $V_{DD}$  pin can be used to limit the maximum high voltage which will be passed by the PCA9543X. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

The PCA9543A and PCA9543B are identical except for the fixed portion of the slave address.

### 2. Features and benefits

- 1-of-2 bidirectional translating switches
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- 2 active LOW interrupt inputs
- Active LOW interrupt output
- Active LOW reset input
- 2 address pins allowing up to 4 devices on the I<sup>2</sup>C-bus
- Alternate address versions A and B allow up to a total of 12 devices on the bus for larger systems or to resolve address conflicts
- Channel selection via I<sup>2</sup>C-bus, in any combination
- Power-up with all switch channels deselected
- Low R<sub>on</sub> switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage range of 2.3 V to 5.5 V



- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO14, TSSOP14

## 3. Ordering information

Table 1. Ordering information


Type number	Topside	Package	Package							
	marking	Name	Description	Version						
PCA9543AD	PCA9543A	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1						
PCA9543APW	PA9543A	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1						
PCA9543BPW	PA9543B	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1						

## 3.1 Ordering options

Table 2. Ordering options


Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9543AD	PCA9543AD,112	SO14	Standard marking * IC's tube - DSC bulk pack	1140	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$
	PCA9543AD,118	SO14	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$
PCA9543APW	PCA9543APW,112	TSSOP14	Standard marking * IC's tube - DSC bulk pack	2400	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$
	PCA9543APW,118	TSSOP14	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$
PCA9543BPW	PCA9543BPW,118	TSSOP14	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$

## 4. Block diagram



## 5. Pinning information

## 5.1 Pinning



## 5.2 Pin description

Table 3. Pin description


Symbol	Pin	Description			
A0	1	address input 0			
A1	2	address input 1			
RESET	3	active LOW reset input			
ĪNT0	4	active LOW interrupt input 0			
SD0	5	serial data 0			
SC0	6	serial clock 0			
V <sub>SS</sub>	7	supply ground			
ĪNT1	8	active LOW interrupt input 1			
SD1	9	serial data 1			
SC1	10	serial clock 1			
INT	11	active LOW interrupt output			
SCL	12	serial clock line			
SDA	13	serial data line			
$V_{DD}$	14	supply voltage			

## 6. Functional description

Refer to Figure 1 "Block diagram of PCA9543A/43B".


#### 6.1 Device address

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9543A/43B is shown in <a href="Figure 4">Figure 4</a>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

The PCA9543B is an alternate address version, if needed for larger systems or to resolve address conflicts. The data sheet will reference the PCA9543A, but the PCA9543B functions identically except for the slave address.



### 6.1.1 Address maps

Table 4. PCA9543A address map


Pin conr	nectivity		Α	ddre	ss o	f PC	A954	13A		Address b	yte value	7-bit
<b>A</b> 1	A0	A6	A5	A4	А3	A2	A1	A0	R/W	Write	Read	hexadecimal address_ without R/W
$V_{SS}$	V <sub>SS</sub>	1	1	1	0	0	0	0	-	E0h	E1h	70h
V <sub>SS</sub>	$V_{DD}$	1	1	1	0	0	0	1	-	E2h	E3h	71h
$V_{DD}$	V <sub>SS</sub>	1	1	1	0	0	1	0	-	E4h	E5h	72h
$V_{DD}$	$V_{DD}$	1	1	1	0	0	1	1	-	E6h	E7h	73h

Pin connectivity Address of PCA9543B Address byte value 7-bit hexadecimal Write **A1** A0 **A6 A5** Α4 А3 **A2** A1 A0 R/W Read address without R/W  $V_{\text{SS}}$  $V_{SS}$ 0 0 F0h F1h 78h 1 1 1 1 0 -79h  $V_{SS}$  $V_{DD}$ 1 1 1 1 0 0 1 F2h F3h  $V_{DD}$  $V_{SS}$ 1 1 1 1 0 1 0 F4h F5h 7Ah 1 1 0 1 1 F6h F7h 7Bh  $V_{DD}$  $V_{DD}$ 1 1

Table 5. PCA9543B address map

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9543A/43B, which will be stored in the control register. If multiple bytes are received by the PCA9543A/43B, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



### 6.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9543A/43B has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Bits INT0, INT1, D6 and D7 are all writable, but will read the chip status. INT0 and INT1 indicate the state of the corresponding interrupt input. D7 and D6 always read 0. See Section 6.2.2.

Table 0.	COII	li oi regi	Stel. Wil	ite — cii	ailliei se	election,	ixeau -	— Chamiler Status
D7	D6	INT1	INT0	D3	D2	B1	В0	Command
Х	Х	Х	V	V	Х	Х	0	channel 0 disabled
^	^	^	^	^	^	^	1	channel 0 enabled
Х	Х	Х	V	V	V	0	X	channel 1 disabled
^	^	^	^	^	^	1	^	channel 1 enabled
0	0	0	0	0	0	0	0	no channel selected; power-up/reset default state

Table 6. Control register: Write — channel selection; Read — channel status

**Remark:** Channel 0 and channel 1 can be enabled at the same time. Care should be taken not to exceed the maximum bus capacitance.

### 6.2.2 Interrupt handling

The PCA9543A/43B provides 2 interrupt inputs, one for each channel, and one open-drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9543A/43B and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control register.

Bit 4 and bit 5 of the control register corresponds to the INT0 and INT1 inputs of the PCA9543A/43B, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PCA9543A/43B and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9543A/43B to select this channel, and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs may be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V<sub>DD</sub> through a pull-up resistor.

Table 7. Control register: Read — interrupt

7	6	INT1	INT0	3	2	B1	В0	Command
0	0	V	0	~			V	no interrupt on channel 0
0	U	^	1	^	^	^	^	interrupt on channel 0
0	0	0	~	V	V	~	V	no interrupt on channel 1
U	U	1	^	^	^	^	^	interrupt on channel 1

**Remark:** Two interrupts can be active at the same time. D6 and D7 always read 0.

## 6.3 RESET input

The  $\overline{\text{RESET}}$  input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{w(rst)L}$ , the PCA9543A/43B will reset its registers and I<sup>2</sup>C-bus state machine and will deselect all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{DD}$  through a pull-up resistor.

#### 6.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9543A/43B in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9543A/43B registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V for at least 5  $\mu$ s in order to reset the device.

## 6.5 Voltage translation

The pass gate transistors of the PCA9543A/43B are constructed such that the  $V_{DD}$  voltage can be used to limit the maximum voltage that will be passed from one  $I^2C$ -bus to another.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 11 "Static characteristics" of this data sheet). In order for the PCA9543A/43B to act as a voltage translator, the  $V_{o(sw)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{o(sw)}$  should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that  $V_{o(sw)(max)}$  will be at 2.7 V when the PCA9543A/43B supply voltage is 3.5 V or lower, so the PCA9543A/43B supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).


More Information can be found in Application Note AN262: PCA954X family of l<sup>2</sup>C/SMBus multiplexers and switches.

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).




#### 7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).



## 7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).




## 7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




### 7.5 Bus transactions


Data is transmitted to the PCA9543A/43B control register using the Write mode as shown in Figure 12.



Data is read from PCA9543A/43B using the Read mode as shown in Figure 13.



# 8. Application design-in information



(1) If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pull-up resistor is required.

If the device generating the interrupt has a totem pole output structure and cannot be 3-stated, a pull-up resistor is not required.

The interrupt inputs should not be left floating.

Fig 14. Typical application

## 9. Limiting values

Table 8. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{\rm SS}$  (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I	input current		-	±20	mA
Io	output current		-	±25	mA
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±100	mA
P <sub>tot</sub>	total power dissipation		-	400	mW
T <sub>j(max)</sub>	maximum junction temperature	[1]	-	125	°C
T <sub>stg</sub>	storage temperature		-60	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

<sup>[1]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

## 10. Thermal characteristics

Table 9. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
uii(j u)		SO14 package	127	°C/W
	to ambient	TSSOP14 package	175	°C/W

## 11. Static characteristics

Table 10. Static characteristics at  $V_{DD} = 2.3 \text{ V}$  to 3.6 V

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ ; unless otherwise specified. See <u>Table 11 on page 15</u> for  $V_{DD} = 4.5 \text{ V}$  to 5.5  $V_{color} = 4.5 \text{ V}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		2.3	-	3.6	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 3.6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	40	100	μА
I <sub>stb</sub>	standby current	Standby mode; $V_{DD} = 3.6 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$	-	0.2	1	μА
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	-	1.6	2.1	V
Input SCI	L; input/output SDA			·	·	
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	9	10	pF
Select in	outs A0, A1, INTO, INT1, RE	SET				<u>'</u>
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	1.6	3	pF
Pass gate	9					
R <sub>on</sub>	ON-state resistance	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}; V_{O} = 0.4 \text{ V};$ $I_{O} = 15 \text{ mA}$	5	11	30	Ω
		$V_{DD} = 2.3 \text{ V to } 2.7 \text{ V; } V_{O} = 0.4 \text{ V;}$ $I_{O} = 10 \text{ mA}$	7	16	55	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.9	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	1.1	-	2.0	V
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$	-	3	5	pF
INT outpu	ut		•			
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
I <sub>OH</sub>	HIGH-level output current		-	-	+100	μΑ

<sup>[1]</sup> For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

<sup>[2]</sup>  $\,$  V<sub>DD</sub> must be lowered to 0.2 V for at least 5  $\mu s$  in order to reset part.

Table 11. Static characteristics at  $V_{DD}$  = 4.5 V to 5.5 V

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. See <u>Table 10 on page 14</u> for  $V_{DD} = 2.3 \text{ V}$  to 3.6 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		4.5	-	5.5	V
I <sub>DD</sub>	supply current	Operating mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	-	25	100	μΑ
I <sub>stb</sub>	standby current	Standby mode; $V_{DD}$ = 5.5 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 0 kHz	-	0.2	1	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$ [2]	-	1.7	2.1	V
Input SCL	; input/output SDA			'		
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
		V <sub>OL</sub> = 0.6 V	6	-	-	mA
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	9	10	pF
Select inp	uts A0, A1, INT0, INT1, RE	SET				
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>LI</sub>	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+50	μΑ
Ci	input capacitance	$V_I = V_{SS}$	-	2	5	pF
Pass gate				·		
R <sub>on</sub>	ON-state resistance	$V_{DD} = 4.5 \text{ V to } 5.5 \text{ V; } V_{O} = 0.4 \text{ V;}$ $I_{O} = 15 \text{ mA}$	4	9	24	Ω
V <sub>o(sw)</sub>	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	-	3.6	-	V
		$V_{i(sw)} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	2.6	-	4.5	V
I <u>L</u>	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+100	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$	-	3	5	pF
INT outpu	t		•			
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
I <sub>OH</sub>	HIGH-level output current		-	-	+100	μΑ

<sup>[1]</sup> For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

<sup>[2]</sup>  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu s$  in order to reset part.

## 12. Dynamic characteristics

Table 12. Dynamic characteristics

Symbol	Parameter	Conditions		d-mode bus	Fast-mode I <sup>2</sup>	C-bus	Unit
			Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDx, or SCL to SCx	-	0.3[1]	-	0.3[1]	ns
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition	[2]	4.0	-	0.6	-	μS
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	μS
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	μS
t <sub>HD;DAT</sub>	data hold time		0[3]	3.45	0[3]	0.9	μS
t <sub>SU;DAT</sub>	data set-up time		250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [4]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals		-	300	20 + 0.1C <sub>b</sub> [4]	300	ns
C <sub>b</sub>	capacitive load for each bus line		-	400	-	400	pF
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter		-	50	-	50	ns
t <sub>VD;DAT</sub>	data valid time	HIGH-to-LOW [5]	-	1	-	1	μS
		LOW-to-HIGH [5]	-	0.6	-	0.6	μS
t <sub>VD;ACK</sub>	data valid acknowledge time		-	1	-	1	μS
INT							
t <sub>v(INTnN-INTN)</sub>	valid time from INTn to INT signal		-	4	-	4	μS
t <sub>d(INTnN-INTN)</sub>	delay time from INTn to INT inactive		-	2	-	2	μS
$t_{w(rej)L}$	LOW-level rejection time	INTn inputs	1	-	1	-	μS
t <sub>w(rej)H</sub>	HIGH-level rejection time	INTn inputs	0.5	-	0.5	-	μS
RESET							
$t_{w(rst)L}$	LOW-level reset time		4	-	4	-	ns
t <sub>rst</sub>	reset time	SDA clear	500	-	500	-	ns
t <sub>REC;STA</sub>	recovery time to START condition		0	-	0	-	ns


<sup>[1]</sup> Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.


<sup>[2]</sup> Hold time (repeated) START condition. After this period, the first clock pulse is generated.


<sup>[3]</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

<sup>[4]</sup>  $C_b = \text{total capacitance of one bus line in pF.}$ 

<sup>[5]</sup> Measurements taken with 1 k $\Omega$  pull-up resistor and 50 pF load.








## 13. Package outline

### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012			<del>99-12-27</del> 03-02-19	

Fig 18. Package outline SOT108-1 (SO14)


PCA9543A\_43B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	SOT402-1		MO-153				<del>99-12-27</del> 03-02-18
L							03-02-

Fig 19. Package outline SOT402-1 (TSSOP14)

PCA9543A\_43B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

## 14. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 20</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 13 and 14

Table 13. SnPb eutectic process (from J-STD-020D)


Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		

Table 14. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)  Volume (mm³)				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 20.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 15. Soldering: PCB footprints




Fig 21. PCB footprint for SOT108-1 (SO14); reflow soldering

PCA9543A\_43B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.




Fig 22. PCB footprint for SOT402-1 (TSSOP14); reflow soldering

## 16. Abbreviations

Table 15. Abbreviations

Acronym	Description
CDM	Charged-Device Model
ESD	ElectroStatic Discharge
НВМ	Human Body Model
IC	Integrated Circuit
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
LSB	Least Significant Bit
MSB	Most Significant Bit
PCB	Printed-Circuit Board
SMBus	System Management Bus

# 17. Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
PCA9543A_43B v.8	20140403	Product data sheet	-	PCA9543A_43B v.7				
Modifications:	<ul> <li>Figure 6 "Control register" updated: corrected label above bits [7:4] from "(read only)" to "(read/write) but reads back chip status; bit 6 and bit 7 always read 0"</li> </ul>							
	<ul> <li>Section 6.2.1 "Control register definition": added second paragraph</li> </ul>							
	• <u>Section 6.2.2</u>	• Section 6.2.2 "Interrupt handling":						
	- <u>Table 7 "C</u> "00" (for b	[7:6] corrected from "XX" to						
	- 'Remark' p	oaragraph: added second se	entence					
	<ul> <li><u>Section 6.4 "Power-on reset"</u>, first paragraph, third sentence corrected from "The V<sub>DD</sub> must be lowered below 0.2 V to reset the device." to "Thereafter, V<sub>DD</sub> must be lowered below 0.2 V for at least 5 μs in order to reset the device."</li> </ul>							
	<ul> <li>Table 10 "Static characteristics at V<sub>DD</sub> = 2.3 V to 3.6 V", Table note [2]: inserted phrase at least 5 μs"</li> </ul>							
	<ul> <li><u>Table 11 "Static characteristics at V<sub>DD</sub> = 4.5 V to 5.5 V"</u>, <u>Table note [2]</u>: inserted phrase "for at least 5 μs"</li> </ul>							
PCA9543A_43B v.7	20130228	Product data sheet	-	PCA9543A_43B_43C v.6				
PCA9543A_43B_43C v.6	20090615	Product data sheet	-	PCA9543A_43B_43C v.5				
PCA9543A_43B_43C v.5	20081117	Product data sheet	-	PCA9543A_43B_43C v.4				
PCA9543A_43B_43C v.4	20061020	Product data sheet	-	PCA9543A v.3				
PCA9543A v.3 (9397 750 14316)	20050321	Product data sheet	-	PCA9543A v.2				
PCA9543A v.2 (9397 750 13988)	20040929	Objective data sheet	-	PCA9543A v.1				
PCA9543A v.1 (9397 750 13299)	20040728	Objective data sheet	-	-				

## 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PCA9543A\_43B

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP Semiconductors N.V.

### 19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 20. Contents

1	General description	
2	Features and benefits	. 1
3	Ordering information	. 2
3.1	Ordering options	. 2
4	Block diagram	. 3
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	
6.1 6.1.1	Device address	
6.2	Address maps	
6.2.1	Control register definition	
6.2.2	Interrupt handling	
6.3	RESET input	
6.4	Power-on reset	. 8
6.5	Voltage translation	. 8
7	Characteristics of the I <sup>2</sup> C-bus	. 9
7.1	Bit transfer	
7.2	START and STOP conditions	
7.3	System configuration	
7.4	Acknowledge	10
7.5	Bus transactions	11
8	Application design-in information	
9	Limiting values	13
10	Thermal characteristics	13
11	Static characteristics	14
12	Dynamic characteristics	16
13	Package outline	18
14	Soldering of SMD packages	
14.1	Introduction to soldering	
14.2	Wave and reflow soldering	
14.3 14.4	Wave soldering	
15	Soldering: PCB footprints	
16	Abbreviations	
17	Revision history	
18	Legal information	
18.1	Data sheet status	26
18.2	Definitions	26
18.3	Disclaimers	26
18.4	Trademarks	27
19	Contact information	27
20	Contents	28

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## NXP:

PCA9543AD,112 PCA9543AD,118 PCA9543APW,112 PCA9543APW,118 PCA9543BPW,118 PCA9543CPW,118