Document Number: MM908E624 Rev. 11.0, 4/2012

**√RoHS** 

## Integrated Triple High Side Switch with Embedded MCU and LIN Serial Communication for Relay Drivers

The 908E624 is an integrated single-package solution that includes a high performance HC08 microcontroller with a SMARTMOS analog control IC. The HC08 includes flash memory, a timer, enhanced serial communications interface (ESCI), an analog-to-digital converter (ADC), internal serial peripheral interface (SPI), and an internal clock generator module. The analog control die provides three high side outputs with diagnostic functions, voltage regulator, watchdog, current sense operational amplifier, and local interconnect network (LIN) physical layer.

The single package solution, together with LIN, provides optimal application performance adjustments and space saving PCB design. It is well-suited for the control of automotive high current motors applications using relays (e.g., window lifts, fans, and sun roofs).

#### **Features**

- High performance M68HC908EY16 core
- 16 KB of on-chip flash memory, 512 B of RAM
- · Internal clock generator module
- · Two 16-bit, two-channel timers
- 10-bit ADC
- · LIN physical layer interface
- · Low dropout voltage regulator
- · Three high side outputs
- · Two wake-up inputs
- 16 microcontroller I/Os

## 908E624

#### **HIGH SIDE SWITCH**



ORDERING INFORMATION					
Device (Add an R2 suffix for Tape and reel orders)	Temperature Range (T <sub>A</sub> )	Package			
MM908E624ACPEW	-40°C to 85°C	54 SOICW			
MM908E624AYPEW	-40°C to 125°C	54 SOICW			





Figure 1. 908E624 Simplified Application Diagram



<sup>\*</sup>This document contains certain information on a product under development. Freescale reserves the right to change or discontinue this product without notice. © Freescale Semiconductor, Inc., 2012. All rights reserved.



## INTERNAL BLOCK DIAGRAM



908E624



## **PIN CONNECTIONS**




Figure 3. Pin Connections

**Table 1. Pin Definitions** 

A functional description of each pin can be found in the Functional Pin Description section beginning on page 16.

Die	Pin	Pin Name	Formal Name	Definition
MCU	1 2 6 7 8 11	PTB7/AD7/TBCH1 PTB6/AD6/TBCH0 PTB5/AD5 PTB4/AD4 PTB3/AD3 PTB1/AD1	Port B I/Os	These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU.
MCU	3 4 5	PTC4/OSC1 PTC3/OSC2 PTC2/MCLK	Port C I/Os	These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU.
MCU	9	IRQ	External Interrupt Input	This pin is an asynchronous external interrupt input pin.
MCU	10	RST	External Reset	This pin is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted.
MCU	12 13	PTD0/TACH0 PTD1/TACH1	Port D I/Os	These pins are special function, bidirectional I/O port pins, that are shared with other functional modules in the MCU.
_	14, 15, 16, 20, 21, 22, 32, 41	NC	No Connect	Not connected.
MCU	42	PTE1/RXD	Port E I/O	This pin is a special function, bidirectional I/O port pin, that can is shared with other functional modules in the MCU.



## Table 1. Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page 16.

Die	Pin	Pin Name	Formal Name	Definition
MCU	43 48	VREFL VREFH	ADC References	These pins are the reference voltage pins for the analog-to-digital converter (ADC).
MCU	44 47	VSSA VDDA	ADC Supply Pins	These pins are the power supply pins for the analog-to-digital converter.
MCU	45 46	EVSS EVDD	MCU Power Supply Pins	These pins are the ground and power supply pins, respectively. The MCU operates from a single power supply.
MCU	49 50 52 53 54	PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 PTA0/KBD0	Port A I/Os	These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU.
MCU	51	FLSVPP	Test Pin	For test purposes only. Do not connect in the application.
Analog	17	PWMIN	Direct High Side Control Input	This pin allows the enabling and PWM control of the high side HS1 and HS2 pins.
Analog	18	RST_A	Internal Reset Output	This pin is the reset output pin of the analog die.
Analog	19	IRQ_A	Internal Interrupt Output	This pin is the interrupt output pin of the analog die indicating errors or wake-up events.
Analog	23 24	L1 L2	Wake-Up Inputs	These pins are the wake-up inputs of the analog chip.
Analog	25 26 27	HS3 HS2 HS1	High Side Output	These output pins are low $R_{DS(ON)}$ high side switches.
Analog	31 28	VSUP1 VSUP2	Power Supply Pins	These pins are device power supply pins.
Analog	29	LIN	LIN Bus	This pin represents the single-wire bus transmitter and receiver.
Analog	30 34	GND AGND	Power Ground Pins	These pins are device power ground connections.
Analog	33	VDD	Voltage Regulator Output	The +5.0 V voltage regulator output pin is intended to supply the embedded microcontroller.
Analog	35	VCC	Amplifier Power Supply	This pin is the single +5.0 V power supply for the current sense operational amplifier.
Analog	36	OUT	Amplifier Output	This pin is the output of the current sense operational amplifier.
Analog	37 38	-E +E	Amplifier Inputs	These pins are the current sense operational amplifier inverted and non-inverted inputs.
Analog	39	WDCONF	Window Watchdog Configuration Pin	This input pin is for configuration of the watchdog period and allows the disabling of the watchdog.
Analog	40	RXD	LIN Transceiver Output	This pin is the output of LIN transceiver.



## **ELECTRICAL CHARACTERISTICS**

## **MAXIMUM RATINGS**

## **Table 2. Maximum Ratings**

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS	<u> </u>		•
Supply Voltage  Analog Chip Supply Voltage under Normal Operation (Steady-state)  Analog Chip Supply Voltage under Transient Conditions  MCU Chip Supply Voltage	V <sub>SUP(SS)</sub> V <sub>SUP(PK)</sub> V <sub>DD</sub>	-0.3 to 27 -0.3 to 40 -0.3 to 5.5	V
Input Pin Voltage Analog Chip Microcontroller Chip	VIN(ANALOG) VIN(MCU)	-0.3 to V <sub>DD</sub> +0.3 V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Maximum Microcontroller Current per Pin All Pins except VDD, VSS, PTA0:PTA6, PTC0:PTC1 PTA0:PTA6, PTC0:PTC1 Pins	I <sub>PIN(1)</sub> I <sub>PIN(2)</sub>	±15 ±25	mA
Maximum Microcontroller VSS Output Current	I <sub>MVSS</sub>	100	mA
Maximum Microcontroller VDD Input Current	I <sub>MVDD</sub>	100	mA
Current Sense Operational Amplifier  Maximum Input Voltage, +E, -E Pins  Maximum Input Current, +E, -E Pins  Maximum Output Voltage, OUT Pin  Maximum Output Current, OUT Pin	V <sub>+E-E</sub> I <sub>+E-E</sub> Vout I <sub>OUT</sub>	-0.3 to 7.0 $\pm 20$ -0.3 to $V_{CC}$ +0.3 $\pm 20$	V mA V mA
LIN Supply Voltage Normal Operation (Steady-state) Transient Input Voltage (per ISO7637 Specification) and with External Components (Figure 4, page 13)	V <sub>BUS(SS)</sub> V <sub>BUS(PK)</sub>	-18 to 40 -150 to 100	V
L1 and L2 Pin Voltage  Normal Operation with a 33 kΩ resistor (Steady-state)  Transient Input Voltage (per ISO7637 Specification) and with External Components (Figure 4, page 13)	V <sub>WAKE(SS)</sub> V <sub>WAKE(PK)</sub>	-18 to 40 -100 to 100	V
ESD Voltage  Human Body Model <sup>(1)</sup> Machine Model <sup>(1)</sup> Charge Device Model <sup>(1)</sup>	V <sub>ESD1</sub> V <sub>ESD2</sub> V <sub>ESD3</sub>	±2000 ±100 ±500	V

#### Notes

1. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ), the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ), and the Charge Device Model, Robotic ( $C_{ZAP}$  = 4.0 pF).



## Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding limits on any pin may cause permanent damage to the device.

Rating	Symbol	Value	Unit
THERMAL RATINGS			
Package Operating Ambient Temperature (4)	T <sub>A</sub>		°C
MM908E624ACPEW MM908E624AYPEW		-40 to 85 -40 to 125	
Operating Junction Temperature (2)(4)	T <sub>J</sub>		°C
MM908E624ACPEW		-40 to 125	
MM908E624AYPEW		-40 to 125	
Storage Temperature	T <sub>STG</sub>	-40 to 150	°C
Peak Package Reflow Temperature During Reflow <sup>(3)(5)</sup>	T <sub>PPRT</sub>	Note 5	°C

- 2. The temperature of analog and MCU die is strongly linked via the package, but can differ in dynamic load conditions, usually because of higher power dissipation of the analog die. The analog die junction temperature must not exceed 150°C under these conditions.
- 3. Pin soldering temperature is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 4. Independent of T<sub>A</sub>, device parametrics are only guaranteed for -40 < T<sub>J</sub> < 125 °C. Please see note 2. T<sub>J</sub> is a factor of power dissipation, package thermal resistance, and available heat sinking.
- 5. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.



## STATIC ELECTRICAL CHARACTERISTICS

#### **Table 3. Static Electrical Characteristics**

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SUPPLY VOLTAGE RANGE					
Nominal Operating Voltage	V <sub>SUP</sub>	5.5	_	18	V
Functional Operating Voltage <sup>(6)</sup>	V <sub>SUPOP</sub>	_	_	27	٧
SUPPLY CURRENT RANGE					
Normal Mode <sup>(7)</sup>					
V <sub>SUP</sub> = 13.5 V, Analog Chip in Normal Mode, MCU Operating Using Internal Oscillator at 32 MHz (8.0 MHz Bus Frequency), SPI, ESCI, ADC Enabled	1		20		mA
Stop Mode <sup>(7), (8)</sup>	I <sub>RUN</sub>	_	20	_	IIIA
V <sub>SUP</sub> = 13.5 V, LIN in recessive state Sleep Mode <sup>(7)</sup> , <sup>(8)</sup>	I <sub>STOP</sub>	_	60	75	μА
V <sub>SUP</sub> = 13.5 V, LIN in recessive state	I <sub>SLEEP</sub>	_	35	45	μА
DIGITAL INTERFACE RATINGS (ANALOG DIE)		I			1
Output Pin RST_A					
Low-state Output Voltage (I <sub>OUT</sub> = -1.5 mA)	$V_{OL}$	_	_	0.4	V
High-state Output Current (V <sub>OUT</sub> > 3.5 V)	I <sub>OH</sub>	_	250	_	μА
Pull-down Current Limitation	I <sub>OL_MAX</sub>	-1.5	_	-8.0	mA
Output Pin IRQ_A					V
Low-state Output Voltage (I <sub>OUT</sub> = -1.5 mA)	$V_{OL}$	_	_	0.4	
High-state Output Voltage ( $I_{OUT}$ = 250 $\mu$ A)	$V_{OH}$	3.85	_	_	
Output Pin RXD					
Low-state Output Voltage (I <sub>OUT</sub> = -1.5 mA)	$V_{OL}$	_	_	0.4	V
High-state Output Voltage (I <sub>OUT</sub> = 250 μA)	$V_{OH}$	3.85	_	_	V
Capacitance (9)	$C_{IN}$	_	4.0	_	pF
Input Pin PWMIN					
Input Logic Low Voltage	$V_{IL}$	_	_	1.5	V
Input Logic High Voltage	V <sub>IH</sub>	3.5	_	_	V
Input Current	I <sub>IN</sub>	-10	_	10	μА
Capacitance (9)	C <sub>IN</sub>	_	4.0	_	pF
Pin TXD, SS-Pull-up Current	I <sub>PU</sub>	_	40	_	μА

- 6. Device is fully functional. All functions are operating. Over-temperature may occur.
- 7. Total current (I<sub>VSUP1</sub> + I<sub>VSUP2</sub>) measured at GND pin.
- 8. Stop and Sleep mode current will increase if  $\rm V_{SUP}$  exceeds 15 V.
- 9. This parameter is guaranteed by process monitoring but is not production tested.



## Table 3. Static Electrical Characteristics (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V  $_{SUP}$   $\leq$  16 V, -40 °C  $\leq$  T  $_{J}$   $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T  $_{A}$  = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
SYSTEM RESETS AND INTERRUPTS	, ,			1	•
Low-voltage Reset (LVR)	V <sub>LVRON</sub>				V
Threshold		3.6	4.0	4.4	
Low-voltage Interrupt (LVI)					V
Threshold	$V_{LVI}$	5.7	6.0	6.6	
Hysteresis	V <sub>LVI_HYS</sub>	_	1.0	_	
High-voltage Interrupt (HVI)					
Threshold	$V_{HVI}$	18	19.25	20.5	V
Hysteresis	V <sub>HVI_HYS</sub>	_	220	_	mV
VOLTAGE REGULATOR (10)					
Normal Mode Output Voltage	V <sub>DDRUN</sub>				V
$2.0 \text{ mA} < I_{DD} < 50 \text{ mA}, 5.5 \text{ V} < V_{SUP} < 27 \text{ V}$		4.75	5.0	5.25	
Normal Mode Output Current Limitation (11)	I <sub>DDRUN</sub>	50	110	200	mA
Dropout Voltage	V <sub>DDDROP</sub>				V
$V_{SUP} = 4.9 \text{ V}, I_{DD} = 50 \text{ mA}$		_	0.1	0.2	
Stop Mode Output Voltage (12)	V <sub>DDSTOP</sub>	4.75	5.0	5.25	V
Stop Mode Regulator Current Limitation	I <sub>DDSTOP</sub>	4.0	8.0	14	mA
Line Regulation					mV
Normal Mode, 5.5 V $<$ V <sub>SUP</sub> $<$ 27 V, I <sub>DD</sub> = 10 mA	$V_{LRRUN}$	_	20	150	
Stop Mode, 5.5 V < $V_{SUP}$ < 27 V, $I_{DD}$ = 2.0 mA	V <sub>LRSTOP</sub>	_	10	100	
Load Regulation					mV
Normal Mode, 1.0 mA < $I_{DD}$ < 50 mA, $V_{SUP}$ = 18 V	$V_{LRRUN}$	_	40	150	
Stop Mode, 1.0 mA < $I_{DD}$ < 5.0 mA, $V_{SUP}$ = 18 V	V <sub>LDSTOP</sub>	_	40	150	
Over-temperature Prewarning (Junction) (13)	T <sub>PRE</sub>	120	135	160	°C
Thermal Shutdown Temperature (Junction) (13)	T <sub>SD</sub>	155	170	_	°C
Temperature Threshold Difference	ΔT <sub>SD-</sub> T <sub>PRE</sub>				°C
T <sub>SD</sub> -T <sub>PRE</sub>		20	30	45	

- 10. Specification with external capacitor 2.0  $\mu$ F< C < 10  $\mu$ F and 200 m $\Omega$   $\leq$  ESR  $\leq$  10  $\Omega$ . Capacitor value up to 47  $\mu$ F can be used.
- 11. Total V<sub>DD</sub> regulator current. A 5.0 mA current for current sense operational amplifier is included. Digital output supplied from VDD.
- 12. When switching from Normal to Stop mode or from Stop mode to Normal mode, the output voltage can vary within the output voltage specification.
- 13. This parameter is guaranteed by process monitoring but not production tested



## Table 3. Static Electrical Characteristics (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V  $_{SUP}$   $\leq$  16 V, -40  $^{\circ}$ C  $\leq$  T  $_{J}$   $\leq$  125  $^{\circ}$ C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T  $_{A}$  = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
WINDOW WATCHDOG CONFIGURATION PIN (WDCONF)					•
External Resistor Range	R <sub>EXT</sub>	10	_	100	kΩ
Watchdog Period Accuracy with External Resistor (Excluding Resistor Accuracy) (14)	WD <sub>CACC</sub>	-15	_	15	%
LIN PHYSICAL LAYER					
LIN Transceiver Output Voltage					V
Recessive State, TXD HIGH, $I_{OUT}$ = 1.0 $\mu$ A	$V_{LIN\_REC}$	V <sub>SUP</sub> -1	_	_	
Dominant State, TXD LOW, 500 $\Omega$ External Pull-up Resistor	$V_{LIN\_DOM}$	_	_	1.4	
Normal Mode Pullup Resistor to VSUP	R <sub>PU</sub>	20	30	60	kΩ
Stop, Sleep Mode Pull-up Current Source	I <sub>PU</sub>	_	2.0	_	μА
Output Current Shutdown Threshold	I <sub>OV-CUR</sub>	50	75	150	mA
Leakage Current to GND	I <sub>BUS</sub>				μА
VSUP Disconnected, V <sub>BUS</sub> at 18 V		_	1.0	10	
Recessive State, 8.0 V $\leq$ V <sub>SUP</sub> $\leq$ 18 V, 8.0 V $\leq$ V <sub>BUS</sub> $\leq$ 18 V, V <sub>BUS</sub> $\geq$ V <sub>SUP</sub>		0.0	3.0	20	
GND Disconnected, V <sub>GND</sub> = V <sub>SUP</sub> , V <sub>BUS</sub> at -18 V		-1.0	_	1.0	
LIN Receiver					V <sub>SUP</sub>
Receiver Threshold Dominant	V <sub>BUS_DOM</sub>	_	_	0.4	001
Receiver Threshold Recessive	V <sub>BUS_REC</sub>	0.6	_	_	
Receiver Threshold Center	V <sub>BUS_CNT</sub>	0.475	0.5	0.525	
Receiver Threshold Hysteresis	V <sub>BUS_HYS</sub>	_	_	0.175	
HIGH SIDE OUTPUTS HS1 AND HS2		•		•	
Switch On Resistance	R <sub>DS(ON)</sub>				Ω
$T_J$ = 25 °C, $I_{LOAD}$ = 150 mA, $V_{SUP}$ > 9.0 V	, ,	_	2.0	2.5	
$T_J$ = 125 °C, $I_{LOAD}$ = 150 mA, $V_{SUP}$ > 9.0 V		_	_	4.5	
$T_J$ = 125 °C, $I_{LOAD}$ = 120 mA, 5.5 V < $V_{SUP}$ > 9.0 V		_	3.0	_	
Output Current Limit	I <sub>LIM</sub>	300	_	600	mA
Over-temperature Shutdown (15), (16)	T <sub>HSSD</sub>	155	_	190	°C
Leakage Current	I <sub>LEAK</sub>	_	_	10	μА
Output Clamp Voltage	V <sub>CL</sub>				V
I <sub>OUT</sub> = -100 mA		-6.0	_	_	

- 14. Watchdog timing period calculation formula:  $P_{WD}$  = 0.991 \*  $R_{EXT}$  + 0.648 ( $R_{EXT}$  in  $k\Omega$  and  $P_{WD}$  in ms).
- 15. This parameter is guaranteed by process monitoring but it is not production tested
- 16. When over-temperature occurs, switch is turned off and latched off. Flag is set in SPI.



## Table 3. Static Electrical Characteristics (continued)

All characteristics are for the analog chip only. Refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
HIGH SIDE OUTPUT HS3	<u> </u>				
Switch On Resistance	R <sub>DS(ON)</sub>				Ω
$T_J$ = 25 °C, $I_{LOAD}$ = 50 m A, $V_{SUP}$ > 9.0 V	, ,	_	_	7.0	
$T_J$ = 125 °C, $I_{LOAD}$ = 50 mA, $V_{SUP}$ > 9.0 V		_	_	10	
$T_J$ = 125 °C, $I_{LOAD}$ = 30 mA, 5.5 V < $V_{SUP}$ > 9.0 V		_	_	14	
Output Current Limitation	I <sub>LIM</sub>	60	100	200	mA
Over-temperature Shutdown (17), (18)	T <sub>HSSD</sub>	155	_	190	°C
Leakage Current	I <sub>LEAK</sub>	_	_	10	μА
CURRENT SENSE OPERATIONAL AMPLIFIER	•				
Rail-to-Rail Input Voltage	V <sub>IMC</sub>	-0.1	_	V <sub>CC</sub> +0.1	V
Output Voltage Range					V
Output Current ±1.0 mA	V <sub>OUT1</sub>	0.1	_	V <sub>CC</sub> -0.1	
Output Current ±5.0 mA	V <sub>OUT2</sub>	0.3	_	V <sub>CC</sub> -0.3	
Input Bias Current	I <sub>B</sub>	_	_	250	nA
Input Offset Current	Io	-100	_	100	nA
Input Offset Voltage	V <sub>IO</sub>	-25	_	25	mV
L1 AND L2 INPUTS	•				
Low Detection Threshold	$V_{THL}$				V
5.5 V < V <sub>SUP</sub> < 6.0 V		2.0	2.5	3.0	
6.0 V < V <sub>SUP</sub> < 18 V		2.5	3.0	3.5	
18 V < V <sub>SUP</sub> < 27 V		2.7	3.2	3.7	
High Detection Threshold	V <sub>THH</sub>				V
5.5 V < V <sub>SUP</sub> < 6.0 V		2.7	3.3	3.8	
6.0 V < V <sub>SUP</sub> < 18 V		3.0	4.0	4.5	
18 V < V <sub>SUP</sub> < 27 V		3.5	4.2	4.7	
Hysteresis	V <sub>HYS</sub>				V
5.5 V < V <sub>SUP</sub> < 27 V		0.5	_	1.3	
Input Current	I <sub>IN</sub>				μА
-0.2 V < V <sub>IN</sub> < 40 V		-10	_	10	

- 17. This parameter is guaranteed by process monitoring but it is not production tested
- 18. When over-temperature occurs, switch is turned off and latched off. Flag is set in SPI.



## **DYNAMIC ELECTRICAL CHARACTERISTICS**

## **Table 4. Dynamic Electrical Characteristics**

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER					
Driver Characteristics for Normal Slew Rate (19), (20)					
Dominant Propagation Delay TXD to LIN	t <sub>DOM-MIN</sub>	_	_	50	μS
Dominant Propagation Delay TXD to LIN	t <sub>DOM-MAX</sub>	_	_	50	μS
Recessive Propagation Delay TXD to LIN	t <sub>REC-MIN</sub>	_	_	50	μS
Recessive Propagation Delay TXD to LIN	t <sub>REC-MAX</sub>	_	_	50	μS
Propagation Delay Symmetry: t <sub>DOM-MIN</sub> - t <sub>REC-MAX</sub>	DT1	-10.44	_	_	μS
Propagation Delay Symmetry: t <sub>DOM-MAX</sub> - t <sub>REC-MIN</sub>	DT2	_	_	11	μS
Driver Characteristics for Slow Slew Rate (19), (21)	•	1	•	•	•
Dominant Propagation Delay TXD to LIN	t <sub>DOM-MIN</sub>	_	_	100	μS
Dominant Propagation Delay TXD to LIN	t <sub>DOM-MAX</sub>	_	_	100	μS
Recessive Propagation Delay TXD to LIN	t <sub>REC-MIN</sub>	_	_	100	μS
Recessive Propagation Delay TXD to LIN	t <sub>REC-MAX</sub>	_	_	100	μS
Propagation Delay Symmetry: t <sub>DOM-MIN</sub> - t <sub>REC-MAX</sub>	DT1S	-22	_	_	μS
Propagation Delay Symmetry: t <sub>DOM-MAX</sub> - t <sub>REC-MIN</sub>	DT2S	_	_	23	μS
Driver Characteristics for Fast Slew Rate	<u> </u>				•
LIN High Slew Rate (Programming Mode)	SR <sub>FAST</sub>	_	15	_	V/μs
Receiver Characteristics and Wake-Up Timings		•	•	•	•
Receiver Dominant Propagation Delay (22)	t <sub>RL</sub>	_	3.5	6.0	μS
Receiver Recessive Propagation Delay (22)	t <sub>RH</sub>	_	3.5	6.0	μS
Receiver Propagation Delay Symmetry	t <sub>R-SYM</sub>	-2.0	_	2.0	μS
Bus Wake-up Deglitcher	t <sub>PROP</sub> WL	35	_	150	μS
Bus Wake-up Event Reported (23)	t <sub>WAKE</sub>	_	20	_	μS
		1			

#### Notes

- 19.  $V_{SUP}$  from 7.0 V to 18 V, bus load R0 and C0 1.0 nF/1.0 k $\Omega$ , 6.8 nF/660  $\Omega$ , 10 nF/500  $\Omega$ . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter.
- 20. See Figure 6, page 14.
- 21. See <u>Figure 7</u>, page <u>14</u>.
- 22. Measured between LIN signal threshold  $V_{IL}$  or  $V_{IH}$  and 50% of RXD signal.
- 23. t<sub>WAKE</sub> is typically 2 internal clock cycles after LIN rising edge detected. See <u>Figure 8</u> and <u>Figure 9</u>, page <u>15</u>. In Sleep mode the V<sub>DD</sub> rise time is strongly dependent upon the decoupling capacitor at VDD pin.



## Table 4. Dynamic Electrical Characteristics (continued)

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
LIN PHYSICAL LAYER (CONTINUED)					
Output Current Shutdown Delay	t <sub>OV-DELAY</sub>	_	10	_	μS
SPI INTERFACE TIMING	1			1	•
SPI Operating Recommended Frequency	f <sub>SPIOP</sub>	0.25	_	4.0	MHz
L1 AND L2 INPUTS	<u> </u>	1	•		•
Wake-up Filter Time (24)	t <sub>WUF</sub>	8.0	20	38	μS
WINDOW WATCHDOG CONFIGURATION PIN (WDCONF)	l	ı	l		
Watchdog Period	t <sub>PWD</sub>				ms
External Resistor $R_{EXT}$ = 10 k $\Omega$ (1%)		_	10.558	_	
External Resistor R <sub>EXT</sub> = 100 kΩ (1%)		_	99.748	_	
Without External Resistor R <sub>EXT</sub> (WDCONF Pin Open)		97	150	205	
STATE MACHINE TIMING					
Reset Low Level Duration after V <sub>DD</sub> High <sup>(28)</sup>	t <sub>RST</sub>	0.65	1.0	1.35	ms
Interrupt Low Level Duration	t <sub>INT</sub>	7.0	10	13	μS
Normal Request Mode Timeout (28)	t <sub>NRTOUT</sub>	97	150	205	ms
Delay Between SPI Command and HS1/HS2/HS3 Turn On (25), (26)	t <sub>S-HSON</sub>	_	3.0	10	μS
Delay Between SPI Command and HS1/HS2/HS3 Turn Off (25), (26)	t <sub>S-HSOFF</sub>	_	3.0	10	μS
Delay Between Normal Request and Normal Mode After W/D Trigger Command (27)	t <sub>S-NR2N</sub>	6.0	35	70	μS
Delay Between SS Wake-Up (SS LOW to HIGH) and Normal Request Mode	t <sub>W-SS</sub>				μS
(VDD On and Reset High)		15	40	80	
Delay Between SS Wake-Up (SS LOW to HIGH) and First Accepted SPI	t <sub>W-SPI</sub>				μS
Command		90	_	N/A	
Delay Between Interrupt Pulse and First SPI Command Accepted	t <sub>S-1STSPI</sub>	30	_	N/A	μS
Minimum Time Between Two Rising Edges on SS	t <sub>2</sub> SS	15	_	_	μS

- 24. This parameter is guaranteed by process monitoring but is not production tested.
- 25. Delay between turn-on or turn-off command and high side on or high side off, excluding rise or fall time due to external load.
- 26. Delay between the end of the SPI command (rising edge of the SS) and start of device activation/deactivation.
- 27. This parameter is guaranteed by process monitoring but it is not production tested.
- 28. Also see Figure 10 on page 15



## Table 4. Dynamic Electrical Characteristics (continued)

All characteristics are for the analog chip only. Please refer to the 68HC908EY16 data sheet for characteristics of the microcontroller chip. Characteristics noted under conditions 9.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  16 V, -40 °C  $\leq$  T<sub>J</sub>  $\leq$  125 °C, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
CURRENT SENSE OPERATIONAL AMPLIFIER					
Supply Voltage Rejection Ratio (29)	SVR	60	_	_	dB
Common Mode Rejection Ratio (29)	CMR	70	_	_	dB
Gain Bandwidth <sup>(29)</sup>	GBP	1.0	_	_	MHz
Slew Rate	SR	0.5	_	_	V/μs
Phase Margin (for Gain = 1, Load 100 pF/ $5.0 \text{ k}\Omega^{(29)}$	PHMO	40	_	_	٥
Open Loop Gain	OLG	_	85	_	dB

Notes


## **MICROCONTROLLER PARAMETRICS**

Table 5. Microcontroller

For a detailed microcontroller description, refer to the MC68HC908EY16 data sheet.

Module	Description
Core	High-Performance HC08 Core with a Maximum Internal Bus Frequency of 8.0 MHz
Timer	Two 16-Bit Timers with 2 Channels (TIM A and TIM B)
Flash	16 K Bytes
RAM	512 Bytes
ADC	10-Bit Analog-to-Digital Converter
SPI	SPI Module
ESCI	Standard Serial Communication Interface (SCI) Module Bit-Time Measurement Arbitration Prescaler with Fine Baud-Rate Adjustment
ICG	Internal Clock Generation Module

## **TIMING DIAGRAMS**



Note Waveform in accordance with ISO7637 Part 1, Test Pulses 1, 2, 3a, and 3b.

Figure 4. Test Circuit for Transient Test Pulses

<sup>29.</sup> This parameter is guaranteed by process monitoring but it is not production tested.




Figure 5. Test Circuit for LIN Timing Measurements




Figure 6. LIN Timing Measurements for Normal Slew Rate




Figure 7. LIN Timing Measurements for Slow Slew Rate






Figure 8. Wake-up Sleep Mode Timing




Figure 9. Wake-up Stop Mode Timing




Figure 10. Power On Reset and Normal Request Timeout Timing



## **FUNCTIONAL DESCRIPTION**

## INTRODUCTION

The 908E624 was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 908E624 is well suited to perform relay control in applications like window lift, sunroof, etc., via a three-wire LIN bus.

The device combines an HC908EY16 MCU core with flash memory together with a *SmartMOS* IC chip. The *SmartMOS* IC chip combines power and control in one chip. Power switches are provided on the *SmartMOS* IC configured as

high side outputs. Other ports are also provided, which include a current sense operational amplifier port and two wake-up pins. An internal voltage regulator provides power to the MCU chip.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables this device to be compatible with three-wire bus systems, where one wire is used for communication, one for battery, and one for ground.

#### **FUNCTIONAL PIN DESCRIPTION**

See Figure 1, 908E624 Simplified Application Diagram, page 1, for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on page 3 for a depiction of the pin locations on the package.

## PORT A I/O PINS (PTA0:4)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. PTA0:PTA4 are shared with the keyboard interrupt pins KBD0:KBD4.

The PTA5/SPSCK pin is not accessible in this device and is internally connected to the SPI clock pin of the analog die. The PTA6/SS pin is likewise not accessible.

For details, refer to the 68HC908EY16 data sheet.

## PORT B I/O PINS (PTB1:7)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. All pins are shared with the ADC module. The PTB6: PTB7 pins are also shared with the Timer B module.

The PTB0/AD0 and PTB2/AD2 pins are not accessible in this device.

For details, refer to the 68HC908EY16 data sheet.

## PORT C I/O PINS (PTC2:4)

These pins are special function, bidirectional I/O port pins that are shared with other functional modules in the MCU. For example, PTC2: PTC4 are shared with the ICG module.

PTC0/MISO and PTC1/MOSI are not accessible in this device and are internally connected to the MISO and MOSI SPI pins of the analog die.

For details, refer to the 68HC908EY16 data sheet.

## PORT D I/O PINS (PTD:0:1)

PTD1/TACH1 and PTD0/TACH0/BEMF are special function, bidirectional I/O port pins that can also be programmed to be timer pins.

For details, refer to the 68HC908EY16 data sheet.

## PORT E I/O PIN (PTE1)

PTE1/RXD and PTE0/TXD are special function, bidirectional I/O port pins that can also be programmed to be enhanced serial communication.

PTE0/TXD is internally connected to the TXD pin of the analog die. The connection for the receiver must be done externally.

For details, refer to the 68HC908EY16 data sheet.

## **EXTERNAL INTERRUPT PIN (IRQ)**

The IRQ pin is an asynchronous external interrupt pin. This pin contains an internal pull-up resistor that is always activated, even when the IRQ pin is pulled LOW.

For details, refer to the 68HC908EY16 data sheet.

## **EXTERNAL RESET PIN (RST)**

A logic [0] on the  $\overline{\text{RST}}$  pin forces the MCU to a known startup state. It is driven LOW when any internal reset source is asserted.

This pin contains an internal pull-up resistor that is always activated, even when the reset pin is pulled LOW.

**Important** To ensure proper operation, do not add any external pull-up resistor.

For details, refer to the 68HC908EY16 data sheet.

#### MCU POWER SUPPLY PINS (EVDD AND EVSS)

EVDD and EVSS are the power supply and ground pins, respectively. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU.

For details, refer to the 68HC908EY16 data sheet.



## **ADC SUPPLY PINS (VDDA AND VSSA)**

VDDA and VSSA are the power supply pins for the analogto-digital converter (ADC). It is recommended that a highquality ceramic decoupling capacitor be placed between these pins.

**Important** VDDA is the supply for the ADC and should be tied to the same potential as EVDD via separate traces. VSSA is the ground pin for the ADC and should be tied to the same potential as EVSS via separate traces.

For details, refer to the 68HC908EY16 data sheet.

## ADC REFERENCE PINS (VREFL AND VREFH)

VREFL and VREFH are the reference voltage pins for the ADC. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

**Important** VREFH is the high reference supply for the ADC and should be tied to the same potential as VDDA via separate traces. VREFL is the low reference supply for the ADC and should be tied to the same potential as VSSA via separate traces.

For details, refer to the 68HC908EY16 data sheet.

## **TEST PIN (FLSVPP)**

This pin is for test purposes only. Do not connect in the application or connect to GND.

## **PWMIN PIN (PWMIN)**

This pin is the direct PWM input for high side outputs 1 and 2 (HS1 and HS2). If no PWM control is required, PWMIN must be connected to VDD to enable the HS1 and HS2 outputs.

## LIN TRANSCEIVER OUTPUT PIN (RXD)

This pin is the output of LIN transceiver. The pin must be connected to the microcontroller's Enhanced Serial Communications Interface (ESCI) module (RXD pin).

## RESET PIN (RST A)

RST\_A is the reset output pin of the analog die and must be connected to the RST pin of the MCU.

**Important** To ensure proper operation, do not add any external pull-up resistor.

## INTERRUPT PIN (IRQ A)

IRQ\_A is the interrupt output pin of the analog die indicating errors or wake-up events. This pin must be connected to the IRQ pin of the MCU.

# WINDOW WATCHDOG CONFIGURATION PIN (WDCONF)

This pin is the configuration pin for the internal watchdog. A resistor is connected to this pin. The resistor value defines

the watchdog period. If the pin is open, the watchdog period is fixed to its default value.

The watchdog can be disabled (e.g., for flash programming or software debugging) by connecting this pin to GND.

## POWER SUPPLY PINS (VSUP1 AND VSUP2)

This VSUP1 power supply pin supplies the voltage regulator, the internal logic, and LIN transceiver.

This VSUP2 power supply pin is the positive supply for the high side switches.

## **POWER GROUND PIN (GND)**

This pin is the device ground connection.

## **HIGH SIDE OUTPUT PINS (HS1 AND HS2)**

These pins are high side switch outputs to drive loads such as relays or lamps. Each switch is protected with over-temperature and current limit (over-current). The output has an internal clamp circuitry for inductive load. The HS1 and HS2 outputs are controlled by the SPI and have a direct enabled input (PWMIN) for PWM capability.

## **HIGH SIDE OUTPUT PIN (HS3)**

This high side switch can be used to drive small lamps, Hall-effect sensors, or switch pull-up resistors. The switch is protected with over-temperature and current limit (over-current). The output is controlled only by the SPI.

## LIN BUS PIN (LIN)

The LIN pin represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is based on the LIN bus specification.

## WAKE-UP PINS (L1 AND L2)

These pins are high-voltage capable inputs used to sense external switches and to wake-up the device from Sleep or Stop mode. During Normal mode the state of these pins can be read through the SPI.

**Important** If unused, these pins should be connected to VSUP or GND to avoid parasitic transitions. In Low Power Mode, this could lead to random wake-up events.

# CURRENT SENSE OPERATIONAL AMPLIFIER PINS (E+, E-, OUT, VCC)

These are the pins of the single supply current sense operational amplifier.

- The E+ and E- input pins are the non-inverting and inverting inputs of the current sense operational amplifier, respectively.
- The OUT pin is the output pin of the current sense operational amplifier.
- The VCC pin is the +5.0 V single supply connection.



**Note** If the operational amplifier is not used, it is possible to connect all pins (E+, E-, OUT and VCC) to GND. In this case, all of the four pins must be grounded.

## +5.0 V VOLTAGE REGULATOR OUTPUT PIN (VDD)

The VDD pin is needed to place an external capacitor to stabilize the regulated output voltage. The VDD pin is intended to supply the embedded microcontroller. The pin is protected against shorts to GND with an integrated current limit (temperature shutdown could occur).

**Important** The VDD, EVDD, VDDA, and VREFH pins must be connected together.

# VOLTAGE REGULATOR AND CURRENT SENSE AMPLIFIER GROUND PIN (AGND)

The AGND pin is the ground pin of the voltage regulator and the current sense operational amplifier.

**Important** GND, AGND, VSS, EVSS, VSSA, and VREFL pins must be connected together.

## **NO CONNECT PINS (NC)**

The NC pins are not connected internally.

**Note** Each of the NC pins can be left open or connected to ground (recommended).



## **FUNCTIONAL DEVICE OPERATION**

## **OPERATIONAL MODES**

#### 908E624 ANALOG DIE MODES OF OPERATION


The 908E624 offers three operating modes: Normal (Run), Stop, and Sleep. In Normal mode the device is active and is operating under normal application conditions. The Stop and Sleep modes are low-power modes with wake-up capabilities.

In Stop mode, the voltage regulator still supplies the MCU with  $V_{DD}$  (limited current capability), and in Sleep mode the voltage regulator is turned off ( $V_{DD}$  = 0 V).

Wake-up from Stop mode is initiated by a wake-up interrupt. Wake-up from Sleep mode is done by a reset and the voltage regulator is turned back on.

The selection of the different modes is controlled by the MODE1:2 bits in the SPI Control register.

<u>Figure 11</u> describes how transitions are done between the different operating modes and <u>Table 6</u>, page <u>20</u>, gives an overview of the operating mode.



#### Legend

WD: Watchdog

WD Disabled: Watchdog disabled (WDCONF pin connected to GND)

WD Trigger: Watchdog is triggered by SPI command

WD Failed: No watchdog trigger or trigger occurs in closed window

Stop Command: Stop command sent via SPI

Sleep Command: Sleep command sent via SPI

Wake-up: L1 or L2 state change or LIN bus wake-up or SS rising edge

Figure 11. Operating Modes and Transitions



**Table 6. Operating Modes Overview** 

Device Mode	Voltage Regulator	Wake-up Capabilities	RST_A Output	Watchdog Function	HS1, HS2, and HS3	LIN Interface	Sense Amplifier
Reset	V <sub>DD</sub> ON	N/A	LOW	Disabled	Disabled	Recessive only	Not active
Normal Request	V <sub>DD</sub> ON	N/A	HIGH	150 ms time out if WD enabled	Enabled	Transmit and receive	Not active
Normal (Run)	V <sub>DD</sub> ON	N/A	HIGH	Window WD if enabled	Enabled	Transmit and receive	Active
Stop	V <sub>DD</sub> ON with limited current capability	LIN wake-up, L1, L2 state change, SS rising edge	HIGH	Disabled	Disabled	Recessive state with wake-up capability	Not active
Sleep	V <sub>DD</sub> OFF	LIN wake-up L1, L2 state change	LOW	Disabled	Disabled	Recessive state with wake-up capability	Not active

## **INTERRUPTS**

In Normal (Run) mode the 908E624 has four different interrupt sources. An interrupt pulse on the  $\overline{IRQ\_A}$  pin is generated to report a fault to the MCU. All interrupts are not maskable and cannot be disabled.

After an Interrupt the INTSRC bit in the SPI Status register is set, indicating the source of the event. This interrupt source information is only transferred once, and the INTSRC bit is cleared automatically.

## Low-Voltage Interrupt

Low-voltage interrupt (LVI) is related to external supply voltage VSUP1. If this voltage falls below the LVI threshold, it will set the LVF bit in the SPI Status register and an interrupt will be initiated. The LVF bit remains set as long as the Low-voltage condition is present.

During Sleep and Stop mode the low-voltage interrupt circuitry is disabled.

## **High-voltage Interrupt**

High-voltage interrupt (HVI) is related to external supply voltage VSUP1. If this voltage rises above the HVI threshold, it will set the HVF bit in the SPI Status register and an interrupt will be initiated. The HVF bit remains set as long as the high-voltage condition is present.

During Sleep and Stop mode the high-voltage interrupt circuitry is disabled.

#### Wake-up Interrupts

In Stop mode the  $\overline{IRQ\_A}$  pin reports wake-up events on the L1, L2, or the LIN bus to the MCU. All wake-up interrupts are not maskable and cannot be disabled.

After a wake-up interrupt, the INTSRC bit in the Serial Peripheral Interface (SPI) Status register is set, indicating the source of the event. This wake-up source information is only transferred once, and the INTSRC bit is cleared automatically.

Figure 12, page 21, describes the Stop/Wake-up procedure.

## **Voltage Regulator Temperature Prewarning (VDDT)**

Voltage regulator temperature prewarning (VDDT) is generated if the voltage regulator temperature is above the T<sub>PRE</sub> threshold. It will set the VDDT bit in the SPI Status register and an interrupt will be initiated. The VDDT bit remains set as long as the error condition is present.

During Sleep and Stop mode the voltage regulator temperature prewarning circuitry is disabled.

## **High Side Switch Thermal Shutdown (HSST)**

The high side switch thermal shutdown HSST is generated if one of the high side switches HS1:HS3 is above the HSST threshold, it will shutdown all high side switches, set the HSST flag in the SPI Status register and an interrupt will be initiated. The HSST bit remains set as long as the error condition is present.

During Sleep and Stop mode the high side switch thermal shutdown circuitry is disabled.






Figure 12. Stop Mode/Wake-up Procedure

## **ANALOG DIE INPUTS/OUTPUTS**

## **High Side Output Pins HS1 and HS2**

These are two high side switches used to drive loads such as relays or lamps. They are protected with over-temperature and current limit (over-current) and include an active internal clamp circuitry for inductive load drive. Control is done using the SPI Control register. PWM capability is offered through the PWMIN input pin.

The high side switch is turned on if both the HSxON bit in the SPI Control register is set and the PWMIN input is HIGH (refer to Figure 13, page 22). In order to have HS1 on, the PWMIN must be HIGH and bit HS1ON must be set. The same applies to the HS2 output.

If no PWM control is required, PWMIN must be connected to the VDD pin.

## **Current Limit (Over-current) Protection**

These high side switches feature current limit to protect them against over-current and short circuit conditions.

## Over-temperature Protection

If an over-temperature condition occurs on any of the three high side switches, all high side switches (HS1, HS2, and HS3) are turned off and latched off. The failure is reported by the HSST bit in the SPI Control register.

## Sleep and Stop Mode

In Sleep and Stop modes the high sides are disabled.

#### **High Side Output HS3**

This high side switch can be used to drive small lamps, Hall-effect sensors, or switch pull-up resistors. Control is done using the SPI Control register. No direct PWM control is possible on this pin (refer to Figure 14, page 22).

#### **Current Limit (Over-current) Protection**

This high side feature switch feature current limit to protect it against over-current and short-circuit conditions.

## **Over-temperature Protection**

If an over-temperature condition occurs on any of the three high side switches, all high side switches (HS1, HS2, and HS3) are turned off and latched off. The failure is reported by the HSST bit in the SPI Control register.

## Sleep and Stop Mode

In Sleep and Stop mode the high side is disabled.




Figure 13. High Side HS1 and HS2 Circuitry




Figure 14. High Side HS3 Circuitry

## **LIN PHYSICAL LAYER**

The LIN bus pin provides a physical layer for single-wire communication in automotive applications. The LIN physical layer is designed to meet the LIN physical layer specification.

The LIN driver is a low side MOSFET with over-current protection and thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pullup components are required for the application in a slave

node. The fall time from dominant to recessive and the rise time from recessive to dominant is controlled. The symmetry between both slew rate controls is guaranteed.

The slew rate can be selected for optimized operation at 10 and 20 kBit/s as well as a fast baud rate for test and programming. The slew rate can be adapted with the bits LINSL2:1 in the SPI Control Register. The initial slew rate is optimized for 20 kBit/s.



The LIN pin offers high susceptibility immunity level from external disturbance, guaranteeing communication during external disturbance.

The LIN transmitter circuitry is enabled in Normal and Normal Request mode.

An over-current condition (e.g. LIN bus short to  $V_{BAT}$ ) or a over-temperature in the output low side FET will shutdown

the transmitter and set the LINFAIL flag in the SPI Status Register.

For improved performance and safe behavior in case of LIN bus short to Ground or LIN bus leakage during low power mode the internal pull-up resistor on the LIN pin can be disconnected, with the LIN-PU bit in the SPI Control Register, and a small current source keeps the LIN bus at recessive level. In case of a LIN bus short to GND, this feature will reduce the current consumption in STOP and SLEEP modes.




Figure 15. LIN Interface

## **TXD Pin**

The TXD pin is the MCU interface to control the state of the LIN transmitter (see Figure 2, page 2). When TXD is LOW, the LIN pin is low (dominant state). When TXD is HIGH, the LIN output MOSFET is turned off (recessive state). The TXD pin has an internal pull-up current source in order to set the LIN bus to recessive state in the event, for instance, the microcontroller could not control it during system power-up or power-down.

#### **RXD Pin**

The RXD transceiver pin is the MCU interface, which reports the state of the LIN bus voltage. LIN HIGH (recessive state) is reported by a high level on RXD, LIN LOW (dominant state) by a low level on RXD.

## STOP Mode and Wake-up Feature

During STOP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Stop mode sequence the internal pull-up resistor is disconnected from VSUP and a small current source keeps the LIN pin in recessive state. The receiver is still active and able to detect wake-up events on the LIN bus line.

A dominant level longer than t<sub>PROPWL</sub> followed by an rising edge will generate a wake-up interrupt and set the LINWF flag in the SPI Status Register. Also see Figure 9, page 15.

## **SLEEP Mode and Wake-up Feature**

During SLEEP mode operation the transmitter of the physical layer is disabled. In case the bit LIN-PU was set in the Sleep mode sequence the internal pull-up resistor is

disconnected from VSUP and a small current source keeps the LIN pin in recessive state. The receiver is still active to be able to detect wake-up events on the LIN bus line.

A dominant level longer than  $t_{PROPWL}$  followed by an rising edge will generate a system wake-up (reset) and set the LINWF flag in the SPI Status Register. Also see <u>Figure 8</u>, page <u>15</u>).

#### **WINDOW WATCHDOG**

The window watchdog is configurable using an external resistor at the WDCONF pin. The watchdog is cleared through by the MODE1:2 bits in the SPI Control register (refer to Table 8, page 26).

A watchdog clear is only allowed in the open window. If the watchdog is cleared in the closed window or has not been cleared at the end of the <u>open</u> window, the watchdog will generate a reset on the <u>RST\_A</u> pin and reset the whole device.

**Note** The watchdog clear in Normal request mode (150 ms) (first watchdog clear) has no window.




Figure 16. Window Watchdog Operation

## **Watchdog Configuration**

If the WDCONF pin is left open, the default watchdog period is selected (typ. 150 ms). If no watchdog function is required, the WDCONF pin must be connected to GND.

The watchdog period is calculated using the following formula:

 $t_{PWD}$  [ms] = 0.991 \*  $R_{FXT}$  [k $\Omega$ ] + 0.648

#### **VOLTAGE REGULATOR**

The 908E624 chip contains a low-power, low dropout voltage regulator to provide internal power and external power for the MCU. The on-chip regulator consist of two elements, the main voltage regulator and the low-voltage reset circuit.

The  $V_{DD}$  regulator accepts an unregulated input supply and provides a regulated  $V_{DD}$  supply to all digital sections of the device. The output of the regulator is also connected to the VDD pin to provide the 5.0 V to the microcontroller.

#### **Current Limit (Over-current) Protection**

The voltage regulator has current limit to protect the device against over-current and short-circuit conditions.

#### **Over-temperature Protection**

The voltage regulator also features an over-temperature protection having an over-temperature warning (Interrupt - VDDT) and an over-temperature shutdown.

#### **Stop Mode**

During Stop mode, the Stop mode regulator supplies a regulated output voltage. The Stop mode regulator has a limited output current capability.

## Sleep Mode

In Sleep mode the voltage regulator external  $V_{DD}$  is turned off

#### **FACTORY TRIMMING AND CALIBRATION**

To enhance the ease of use of the 908E624, various parameters (e.g., ICG trim value) are stored in the flash memory of the device. The following flash memory locations are reserved for this purpose and might have a value different from the "empty" (0xFF) state:

- 0xFD80:0xFDDF Trim and Calibration Values
- 0xFFFE:0xFFFF Reset Vector

In the event the application uses these parameters, one has to take care not to erase or override these values. If these parameters are not used, these flash locations can be erased and otherwise used.

#### **Trim Values**

The usage of the trim values, located in the flash memory, is explained in the following.

## Internal Clock Generator (ICG) Trim Value

The internal clock generator (ICG) module is used to create a stable clock source for the microcontroller without using any external components. The untrimmed frequency of the low frequency base clock (IBASE), will vary as much as  $\pm 25\%$ , due to process, temperature, and voltage dependencies. To compensate for these dependencies, an ICG trim value is located at the address \$FDC2. After trimming the ICG, a range of typ.  $\pm 2\%$  ( $\pm 3\%$  max.) at nominal conditions (filtered (100 nF) and stabilized (4.7  $\mu$ F)  $V_{DD}$  = 5.0 V,  $T_{Ambient}$ ~23 °C) and will vary over-temperature and voltage ( $V_{DD}$ ) as indicated in the 68HC908EY16 data sheet.

To trim the ICG, these values must be copied to the ICG Trim Register ICGTR at address \$38 of the MCU.

Important The value has to be copied after every reset.

## **OPERATING MODES OF THE MCU**

For a detailed description of the operating modes of the MCU, refer to the MC68HC908EY16 data sheet.



## LOGIC COMMANDS AND REGISTERS

## 908E624 SPI INTERFACE AND CONFIGURATION

The serial peripheral interface creates the communication link between the microcontroller and the analog die of the 908E624.

The interface consists of four pins (see Figure 17):

SS—Slave Select

- · MOSI-Master-Out Slave-In
- MISO—Master-In Slave-Out
- SPSCK—Serial Clock

A complete data transfer via the SPI consists of 1 byte. The master sends 8 bits of control information and the slave replies with 8 bits of status data.




Figure 17. SPI Protocol

During the inactive phase of the  $\overline{\rm SS}$  (HIGH), the new data transfer is prepared.

The falling edge of the  $\overline{SS}$  indicates the start of a new data transfer and puts the MISO in the low-impedance state and latches the analog status data (Register read data).

With the rising edge of the SPI clock, SPSCK the data is moved to MISO/MOSI pins. With the falling edge of the SPI clock SPSCK the data is sampled by the Receiver.

The data transfer is only valid if exactly 8 sample clock edges are present in the active (low) phase of  $\overline{SS}$ .

The rising edge of the slave select  $\overline{SS}$  indicates the end of the transfer and latches the write data (MOSI) into the register The  $\overline{SS}$  high forces MISO to the high-impedance state.

## SPI REGISTER OVERVIEW

<u>Table 7</u> summarizes the SPI Register bit meaning, reset value, and bit reset condition.

Table 7. SPI Register Overview

Read/Write	Bit										
Information	D7	D6	D5	D4	D3	D2	D1	D0			
Write	LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS10N	MODE2	MODE1			
Read	INTSRC (30)	LINWU or LINFAIL	HVF	LVF or BATFAIL (31)	VDDT	HSST	L2	L1			
Write Reset Value	0	0	0	0	0	0	_	_			
Write Reset Condition	POR, RESET	POR, RESET	POR	POR, RESET	POR, RESET	POR, RESET	_	_			

#### Notes

- 30. D7 signals interrupts and wake-up interrupts, D6:D0 indicated the source.
- 31. The first SPI read after reset returns the BATFAIL flag state on bit D4.

#### **SPI Control Register (Write)**

Table 8 shows the SPI Control register bits by name.

**Table 8. Control Bits Function (Write Operation)** 

D7	D6	D5	D4	D3	D2	D1	D0
LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS10N	MODE2	MODE1

# LINSL2:1—LIN Baud Rate and Low-power Mode Selection Bits

These bits select the LIN slew rate and requested low-power mode in accordance with <u>Table 9</u>. Reset clears the LINSL2:1 bits.

Table 9. LIN Baud Rate and Low-power Mode Selection Bits

LINSL2	LINSL1	Description				
0	0	Baud Rate up to 20 kbps (normal)				
0	1	Baud Rate up to 10 kbps (slow)				
1	0	Fast Program Download Baud Rate up to 100 kbps				
1	1	Low-power Mode (Sleep or Stop) Request				

## LIN-PU-LIN Pull-up Enable Bit

This bit controls the LIN pull-up resistor during Sleep and Stop modes.

- 1 = Pull-up disconnected in Sleep and Stop modes.
- 0 = Pull-up connected in Sleep and Stop modes.

If the Pull-up is disconnected, a small current source is used to pull the LIN pin in recessive state. In case of an erroneous short of the LIN bus to ground, this will significantly

reduce the power consumption, e.g. in combination with STOP/SLEEP mode.

### HS3ON: HS1ON—High Side H3: HS1 Enable Bits

These bits enable the HSx. Reset clears the HSxON bit.

- 1 = HSx switched on (refer to Note below).
- 0 = HSx switched off.

**Note** If no PWM on HS1 and HS2 is required, the PWMIN pin must be connected to the VDD pin.

#### MODE2:1-Mode Section Bits

The MODE2:1 bits control the operating modes and the watchdog in accordance with <u>Table 10</u>.

Table 10. Mode Selection Bits

MODE2	MODE1	Description				
0	0	Sleep Mode <sup>(32)</sup>				
0	1	Stop Mode (32)				
1	0	Watchdog Clear (33)				
1	1	Run (Normal) Mode				

#### Notes

- To enter Sleep and Stop mode, a special sequence of SPI commands is implemented.
- 33. The device stays in Run (Normal) mode.

To safely enter Sleep or Stop mode and to ensure that these modes are not affected by noise issue during SPI transmission, the Sleep/Stop commands require two SPI transmissions.

#### **Sleep Mode Sequence**

The Sleep command, as shown in  $\underline{\text{Table 11}}$ , must be sent twice.

**Table 11. Sleep Command Bits** 

LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS10N	MODE2	MODE1
1	1	0/1	0	0	0	0	0



#### **Stop Mode Sequence**

The Stop command, as shown in  $\underline{\text{Table 12}}$ , must be sent twice.

**Table 12. Stop Command Bits** 

LINSL2	LINSL1	LIN-PU	HS3ON	HS2ON	HS10N	MODE2	MODE1
1	1	0/1	0	0	0	0	1

## SPI Status Register (Read)

Table 13 shows the SPI Status register bits by name.

Table 13. Control Bits Function (Read Operation)

D7	D6	D5	D4	D3	D2	D1	D0
INTSRC	LINWU	HVF	LVF	VDDT	HSST	L2	L1
	or		or				
	LINFAIL		BATFAIL				

#### **INTSCR**—Register Content Flags or Interrupt Source

This bit indicates if the register contents reflect the flags or an interrupt/wake-up interrupt source.

- 1 = D6:D0 reflects the interrupt or wake-up source.
- 0 = No interrupt occurred. Other SPI bits report real time status.

## LINWU/LINFAIL—LIN Status Flag Bit

This bit indicates a LIN wake-up condition.

- 1 = LIN bus wake-up occurred or LIN over-current/over-temperature occurred.
- 0 = No LIN bus wake-up occurred.

In case of a LIN over-current/over-temperature condition the LIN transmitter is disabled. To reenable the LIN transmitter, the error condition must be GONE and the LINWU/LINFAIL flag must be cleared.

The flag is cleared by reading the flag when it is set (SPI command).

## HVF —High-voltage Flag Bit

This flag is set on an over-voltage (VSUP1) condition.

- 1 = High-voltage condition has occurred.
- 0 = no High-voltage condition.

## LVF/BATFAIL—Low-voltage Flag Bit

This flag is set on an under-voltage (VSUP1) condition.

- 1 = Low-voltage condition has occurred.
- 0 = No low-voltage condition.

## VDDT—Voltage Regulator Status Flag Bit

This flag is set as prewarning in case of an overtemperature condition on the voltage regulator.

- 1 = Voltage regulator over-temperature condition, prewarning.
- 0 = No over-temperature detected.

## **HSST—High Side Status Flag Bit**

This flag is set on over-temperature conditions on one of the high side outputs.

- 1 = HSx off due to over-temperature.
- 0 = No over-temperature.

In case one of the high sides has an over-temperature condition all high side switches are disabled.

To reenable the high side switches, the flags have to be cleared, by reading the flag when it is set and by writing a one to high side HSxON bit (two SPI commands are necessary).

#### L2:L1—Wake-up Inputs L1, L2 Status Flag Bit

These flags reflect the status of the L2 and L1 input pins and indicate the wake-up source.

- 1 = L2:L1 input high or wake-up by L2:L1 (first register read after wake-up indicated with INTSRC = 1).
- 0 = L2:L1 input low.

## TYPICAL APPLICATIONS

## **DEVELOPMENT SUPPORT**

As the 908E624 has the MC68HC908EY16 MCU embedded typically all the development tools available for the MCU also apply for this device, however due to the fact of the additional analog die circuitry and the nominal +12 V supply voltage some additional items have to be considered:

- · nominal 12 V rather than 5.0 or 3.0 V supply
- high voltage V<sub>TST</sub> might be applied not only to IRQ pin, but IRQ\_A pin
- MCU monitoring (Normal request timeout) has to be disabled

For a detailed information on the MCU related development support see the MC68HC908EY16 data sheet - section development support.

The programming is principally possible at two stages in the manufacturing process — first on chip level, before the IC is soldered onto a PCB board and second after the IC is soldered onto the PCB board.

## **Chip Level Programming**

On Chip level the easiest way is to only power the MCU with +5.0 V (see Figure 18) and not to provide the analog chip with VSUP, in this setup all the analog pin should be left open (e.g. VSUP[1:2]) and interconnections between MCU and analog die have to be separated (e.g. IRQ - IRQ A).

This mode is well described in the MC68HC908EY16 data sheet - section development support.




Figure 18. Normal Monitor Mode Circuit (MCU only)


Of course it is also possible to supply the whole system with VSUP (12 V) instead as described in Figure 19, page 29.



## **PCB Level Programming**

If the IC is soldered onto the PCB board, it is typically not possible to separately power the MCU with +5.0 V, the whole

system has to be powered up providing  $V_{SUP}$  (see Figure 19).



**Figure 19. Normal Monitor Mode Circuit** 

<u>Table 14</u> summarizes the possible configurations and the necessary setups.

Table 14. Monitor Mode Signal Requirements and Options

Mada IRO				Reset	Communication Sel			ode ction			Normal	Communication Speed		
Mode	IRQ	RST	WDCONF	Vector	PTA0	PTA1	РТВ3	PTB4	ICG	COP	Request Timeout	External Clock	Bus Frequenc y	Baud Rate
Normal Monitor	V <sub>TST</sub>	V <sub>DD</sub>	GND	Х	1	0	0	1	OFF	disabled	disabled	9.8304 MHz	2.4576 MHz	9600
Forced	V <sub>DD</sub>	V <sub>DD</sub>	GND	\$FFFF	1	0	Y	Y	OFF	disabled	disabled	9.8304 MHz	2.4576 MHz	9600
Monitor	GND	<b>V</b> DD	GND	(blank)	1	U	^	X X	ON	disabled	disabled	_	Nominal 1.6 MHz	Nominal 6300
User	$V_{DD}$	V <sub>DD</sub>	R <sub>EXT</sub>	not \$FFFF (not blank)	Х	Х	Х	Х	ON	enabled	enabled	_	Nominal 1.6 MHz	Nominal 6300

- 34. PTA0 must have a pull-up resistor to  $V_{DD}$  in monitor mode.
- 35. External clock is a 4.9152 MHz, 9.8304 MHz or 19.6608 MHz canned oscillator on OCS1.
- 36. Communication speed with external clock is depending on external clock value. Baud rate is bus frequency / 256.
- 37. X = don't care.
- 38.  $V_{TST}$  is a high voltage  $V_{DD}$  + 3.5 V  $\leq$   $V_{TST} \leq$   $V_{DD}$  + 4.5 V.

#### **EMC/EMI RECOMMENDATIONS**

This paragraph gives some device specific recommendations to improve EMC/EMI performance. Further generic design recommendations can be found on the Freescale website: www.freescale.com.

## **VSUP Pins (VSUP1 and VSUP2)**

Its recommended to place a high quality ceramic decoupling capacitor close to the VSUP pins to improve EMC/EMI behavior.

#### **LIN Pin**

For DPI (Direct Power Injection) and ESD (Electro Static Discharge) it is recommended to place a high quality ceramic decoupling capacitor near the LIN pin. An additional varistor will further increase the immunity against ESD. A ferrite in the LIN line will suppress some of the noise induced.

#### Voltage Regulator Output Pins (VDD and AGND)

Use a high quality ceramic decoupling capacitor to stabilize the regulated voltage.

## MCU Digital Supply Pins (EVDD and EVSS)

Fast signal transitions on MCU pins place high, short duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU. It is recommended that a high quality ceramic decoupling capacitor be placed between these pins.

## MCU Analog Supply Pins (VREFH, VDDA, VREFL, and VSSA)

To avoid noise on the analog supply pins it is important to take special care on the layout. The MCU digital and analog supplies should be tied to the same potential via separate traces and connected to the voltage regulator output.

<u>Figure 20</u> and <u>Figure 21</u> show the recommendations on schematics and layout level and <u>Table 15</u> indicates recommended external components and layout considerations.




Figure 20. EMC/EMI Recommendations






Figure 21. PCB Layout Recommendations

Table 15. Component Value Recommendation

Component	Recommended Value <sup>(39)</sup>	Comments / Signal routing
D1		Reverse battery protection
C1	Bulk Capacitor	
C2	100 nF, SMD Ceramic	Close (<5.0 mm) to VSUP1, VSUP2 pins with good ground return
C3	100 nF, SMD Ceramic	Close (<3.0 mm) to digital supply pins (EVDD, EVSS) with good ground return.
		The positive analog (VREFH, VDDA) and the digital (EVDD) supply should be connected right at the C3.
C4	4.7 μF, SMD Ceramic or Low ESR	Bulk Capacitor
C5	180 pF, SMD Ceramic	Close (<5.0 mm) to LIN pin.
		Total Capacitance per LIN node has to be below 220 pF.
		$(C_{TOTAL} = C_{LIN-PIN} + C5 + C_{VARISTOR} \sim 10 \text{ pF} + 180 \text{ pF} + 15 \text{ pF})$
V1 <sup>(40)</sup>	Varistor Type TDK AVR-M1608C270MBAAB	Optional (close to LIN connector)
L1 <sup>(40)</sup>	SMD Ferrite Bead Type TDK MMZ2012Y202B	Optional, (close to LIN connector)


- 39. Freescale does not assume liability, endorse, or want components from external manufactures that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.
- 40. Components are recommended to improve EMC and ESD performance.



## **PACKAGING**

## **PACKAGING DIMENSIONS**


Important For the most current revision of the package, visit www.freescale.com and do a keyword search on the 98ASA99294D drawing number below. Dimensions shown are provided for reference ONLY.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASA99294D	REV: B
54LD SOIC W/B, 0.65	PITCH	CASE NUMBER	2: 1365–01	12 APR 2005
CASE-OUTLINE		STANDARD: NO	N-JEDEC	

**EW SUFFIX (Pb-FREE)** 54-Pin SOIC WIDE BODY 98ASA99294D ISSUE B





SECTION B-B

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	): 98ASA99294D	REV: B
54LD SOIC W/B, 0.65	PITCH	CASE NUMBER	2: 1365–01	REV: B 12 APR 2005
CASE-00TETNE		STANDARD: NO	N-JEDEC	

EW SUFFIX (Pb-FREE) 54-Pin SOIC WIDE BODY 98ASA99294D ISSUE B



#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.3 mm FROM THE LEAD TIP.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	D.T.T.011	DOCUMENT NO	): 98ASA99294D	REV: B
54LD SOIC W/B, 0.65 CASE OUTLINE	PIICH,	CASE NUMBER	2: 1365–01	12 APR 2005
CASE OUTETNE		STANDARD: NO	N-JEDEC	

**EW SUFFIX (Pb-FREE)** 54-Pin SOIC WIDE BODY 98ASA99294D ISSUE B



## ADDITIONAL DOCUMENTATION

## THERMAL ADDENDUM (REV 3.0)

#### INTRODUCTION

This thermal addendum is provided as a supplement to the MM908E624 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the datasheet.

## **Packaging and Thermal Considerations**

The MM908E624 is a dual die package. There are two heat sources in the package independently heating with  $P_1$  and  $P_2$ . This results in two junction temperatures,  $T_{J1}$  and  $T_{J2}$ , and a thermal resistance matrix with  $R_{\theta JAmn}$ .

For m, n = 1,  $R_{\theta JA11}$  is the thermal resistance from Junction 1 to the reference temperature while only heat source 1 is heating with  $P_1$ .

For m = 1, n = 2,  $R_{\theta JA12}$  is the thermal resistance from Junction 1 to the reference temperature while heat source 2 is heating with  $P_2$ . This applies to  $R_{\theta J21}$  and  $R_{\theta J22}$ , respectively.

The stated values are solely for a thermal performance comparison of one

package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below

#### **Standards**

**Table 16. Thermal Performance Comparison** 

Thermal Resistance	1 = Power Chip, 2 = Logic Chip [°C/W]			
	m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2	
R <sub>0</sub> JAmn (1)(2)	40	31	36	
R <sub>0</sub> JBmn (2)(3)	25	16	21	
R <sub>0</sub> JAmn (1)(4)	57	47	52	
R <sub>0</sub> JCmn (5)	21	12	16	

#### Notes:

- Per JEDEC JESD51-2 at natural convection, still air condition.
- 2s2p thermal test board per JEDEC JESD51-7and JESD51-5.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the power outputs.
- Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- Thermal resistance between the die junction and the exposed pad, "infinite" heat sink attached to exposed pad.


## 908E624

## 54-Pin SOICW



EW (Pb-FREE) SUFFIX 98ASA99294D 54-Pin SOICW

**Note** For package dimensions, refer to 98ASA99294D.



54 Terminal SOIC 0.65 mm Pitch 17.9 mm x 7.5 mm Body




Figure 22. Surface Mount for SOIC Wide Body Non-exposed Pad

## **Device on Thermal Test Board**

Material: Single layer printed circuit board

FR4, 1.6 mm thickness

Cu traces, 0.07 mm thickness

Outline: 80 mm x 100 mm board area,

including edge connector for thermal

testing

Area A: Cu heat-spreading areas on board

surface

Ambient Conditions: Natural convection, still air

**Table 17. Thermal Resistance Performance** 

Pin	Area A	1 = Power Chip, 2 = Logic Chip (°C/W)			
Resistance	(mm²)	m = 1, n = 1	m = 1, n = 2 m = 2, n = 1	m = 2, n = 2	
$R_{\theta JAmn}$	0	58	48	53	
	300	56	46	51	
	600	54	45	50	

 $R_{\theta JA\textit{mn}}$  is the thermal resistance between die junction and ambient air.

This device is a dual die package. Index m indicates the die that is heated. Index n refers to the number of the die where the junction temperature is sensed.






Figure 23. Device on Thermal Test Board




Figure 24. Transient Thermal Resistance  $R_{\theta JA}$  (1.0 W Step Response) Device on Thermal Test Board Area A = 600 (mm<sup>2</sup>)



## **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
7.0	5/2006	Implemented Revision History page
		Added Pb-Free package option (Suffix EW) and higher Soldering temperature
		<ul> <li>Added "Y" temperature (T<sub>J</sub>-40°C to 125°C) code option (MM908E624AYEW) and updated condition statement for Static and Dynamic Electrical Characteristics</li> </ul>
		<ul> <li>Corrected <u>Figure 11</u>, <u>Operating Modes and Transitions</u> ("STOP command" for transition from Normal to Stop state)</li> </ul>
		Updated <u>Figure 21, PCB Layout Recommendations</u> , comment NC Pin used for signal routing
		Updated Table 15, Component Value Recommendation
		Corrected Figure 23, Device on Thermal Test Board
		Removed reference to Note 11, Voltage Regulator - Dropout Voltage
		Added comment "LIN in recessive state" to Supply Current Range in Stop Mode and Sleep Mode
		Updated format to match current data sheet standard.
		Added Figure 10, Power On Reset and Normal Request Timeout Timing
		Added LIN P/L details
		<ul> <li>Made clarifications on Max Ratings Table for T<sub>A</sub> and T<sub>J</sub> Thermal Ratings and the accompanying Note</li> </ul>
8.0	3/2007	Removed "Advance Information" watermark from first page.
9.0	9/2010	Changed Peak Package Reflow Temperature During Reflow <sup>(3)(5)</sup> description.
		Added note <sup>(5)</sup>
10.0	8/2011	Deleted MM908E624ACDWB/R2
		Added MM908E624ACPEW/R2 and MM908E624AYPEW/R2
		Update Freescale form and style.
		Updated package drawing
11.0	4/2012	Removed part number MM908E624ACEW/ R2 and MM908E624AYEW/ R2.
		Update Freescale form and style.



How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.req.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorlQ, Qorivva, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, Processor expert, QorlQ Qonverge, QUICC Engine, Ready Play, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

Document Number: MM908E624

Rev. 11.0 4/2012



## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## NXP:

<u>KIT908E624DWBEVB</u> <u>MM908E624ACEW</u> <u>MM908E624ACEWR2</u> <u>MM908E624AYEW</u> <u>MM908E624AYEWR2</u> MM908E624ACPEW MM908E624ACPEWR2 MM908E624AYPEW MM908E624AYPEWR2