# KE1xZP100M96SF0
## Kinetis KE17Z/13Z/12Z with up to 512 KB Flash

Rev. 2 — 04/2024

- This document provides electrical specifications for Kinetis KE17Z/13Z/12Z with up to 512 KB Flash Data Sheet

- For functional characteristics and the programming model, see Kinetis KE17Z/13Z/12Z with up to 512 KB Flash Reference Manual.

# Contents

# 1 Kinetis KE17Z/13Z/12Z introduction

**Kinetis KE17Z/13Z/12Z with up to 512 KB Flash**

**Up to 96 MHz ARM® Cortex®-M0+ Based Microcontroller**

KE1xZ512 MCUs are the leading parts for the KE1xZ family based on ARM® Cortex®-M0+ core. Providing up to 512 KB flash, up to 96 KB RAM, and the enhanced dual Touch Sensing Interface (TSI) module extends Kinetis E family to 50 touch channels. Enhanced robust TSI provides high level stability and accuracy to help customer develop HMI system easily and quickly. 1 Msps ADC and FlexTimer help build a perfect solution for BLDC motor control systems.

**Core Processor and System**

- ARM® Cortex®-M0+ core, supports up to 96 MHz frequency

- ARM Core based on the ARMv6 Architecture and Thumb®-2 ISA

- Configurable Nested Vectored Interrupt Controller (NVIC)

- 8-channel DMA controller extended up to 63 channels with DMAMUX

**Reliability, safety, and security**

- Cyclic Redundancy Check (CRC) generator module

- 128-bit unique identification (ID) number

- Internal watchdog (WDOG) with independent clock source

- External watchdog monitor (EWM) module

- ADC self-calibration feature

- On-chip clock loss monitoring

**Human-machine interface (HMI)**

- Supports up to 32 interrupt request (IRQ) sources

- Up to 89 GPIO pins with interrupt functionality

- 2x Touch sensing input (TSI) modules, each TSI has up to 25 channels

**Memory and memory interfaces**

- Up to 512 KB program flash, dual-bank flash supporting flash SWAP feature

- Up to 96 KB SRAM

- 256 Bytes flash cache

**Mixed-signal analog**

- 1× 12-bit analog-to-digital converter (ADC) with up to 24 channel analog inputs per module, up to 1 Msps

- 1× high-speed analog comparator (CMP) with internal 8-bit digital to analog converter (DAC)

**Timing and control**

- 3× Flex Timers (FTM) for PWM generation, offering up to 16 standard channels

- 1× 16-bit Low-Power Timer (LPTMR) with flexible wake up control

- 1× 32-bit Low-power Periodic Interrupt Timer (LPIT) with 4 channels

- 1x Real Time Clock (RTC)

**Clock interfaces**

- OSC: high range 4 - 40 MHz (with high-gain mode) and low range 32 - 40 kHz (with low-gain mode)

- 48 - 60 MHz high-accuracy (up to ±1%) fast internal reference clock (FIRC) for normal Run

- 8 MHz / 2 MHz high-accuracy (up to ±3%) slow internal reference clock (SIRC) for low-speed Run

- 128 kHz low power oscillator (LPO)

- Low-power FLL (LPFLL)

- Up to 60 MHz DC external square wave input clock

- System clock generator (SCG)

## Power management

- Low-power ARM Cortex-M0+ core with excellent energy efficiency

- Power management controller (PMC) with multiple power modes: HSRUN, Run, Wait, Stop, VLPR, VLPW, and VLPS

- Supports clock gating for unused modules, and specific peripherals remain working in low power modes

- POR, LVD, and LVR

## Connectivity and communications interfaces

- 3× low-power universal asynchronous receiver / transmitter (LPUART) modules with DMA support and low power availability

- 2x Serial Communications Interface (SCI) modules with DMA support and LIN slave operation

- 2× low-power serial peripheral interface (LPSPI) modules with DMA support and low power availability

- 2× low-power inter-integrated circuit (LPI2C) modules with DMA support and low power availability

- FlexIO module for flexible and high performance serial interfaces

## Debug functionality

- Serial Wire Debug (SWD) debug interface

- Debug Watchpoint and Trace (DWT)

- Micro Trace Buffer (MTB)

## Operating Characteristics

- Voltage range: 2.7 to 5.5 V

- Ambient temperature range: –40 to 105 °C

Table 1. Related Resources

| Type | Description | Resource |
|---|---|---|
| Fact Sheet | The Fact Sheet gives overview of the product key features and its uses. | KE1xZ Family Fact Sheet KE1xZMCUFAMFS |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. | KE1xZP100M96SF0RM[1] |
| Data Sheet | The Data Sheet includes electrical characteristics and signal connections. | This document: KE1xZP100M96SF0[1] |
| Chip Errata | The chip mask set Errata provides additional or corrective information for a particular device mask set. | Kinetis_E_P83J[1] |
| Package drawing | Package dimensions are provided in package drawings. | 100-LQFP: 98ASS23308W 64-LQFP: 98ASS23234W |

1. To find the associated resource, go to http://www.nxp.com and perform a search using this term.

Figure 1. Functional block diagram

## 1.1 Ordering information

The following chips are available for ordering.

Table 2. Ordering information

| Part number | Frequency | Flash | SRAM | TSI | GPIOs (INT/HD)[1] | ADC | Package |
|---|---|---|---|---|---|---|---|
| MKE17Z512VLL9 | 96 MHz | 512 KB | 96 KB | 50-Channel (TSI0, TSI1) | 89/8 | 24-Channel | 100 LQFP |
| MKE17Z512VLH9 | 96 MHz | 512 KB | 96 KB | 47-Channel (TSI0, TSI1) | 58/8 | 24-Channel | 64 LQFP |

*Table continues on the next page...*

Table 2. Ordering information (continued)

| Part number | Frequency | Flash | SRAM | TSI | GPIOs (INT/HD)[1] | ADC | Package |
|---|---|---|---|---|---|---|---|
| MKE13Z512VLL9 | 96 MHz | 512 KB | 96 KB | 25-Channel (TSI0) | 89/8 | 24-Channel | 100 LQFP |
| MKE13Z512VLH9 | 96 MHz | 512 KB | 96 KB | 22-Channel (TSI0) | 58/8 | 24-Channel | 64 LQFP |
| MKE12Z512VLL9 | 96 MHz | 512 KB | 96 KB | — | 89/8 | 24-Channel | 100 LQFP |
| MKE12Z512VLH9 | 96 MHz | 512 KB | 96 KB | — | 58/8 | 24-Channel | 64 LQFP |

1. INT: interrupt pin numbers; HD: high drive pin numbers

## 1.2 Part identification

### 1.2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 1.2.2 Format

Part numbers for this device have the following format: Q KE## A FFF R T PP CC N

### 1.2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 3. Part number fields description

| Field | Description | Values |
|---|---|---|
| Q | Qualification status | • M = Fully qualified, general market flow<br>• P = Prequalification |
| KE## | Kinetis family | • KE17, KE13, KE12 |
| A | Key attribute | • Z = Cortex-M0+ |
| FFF | Program flash memory size | • 128 = 128 KB<br>• 256 = 256 KB<br>• 512 = 512 KB |
| R | Silicon revision | • (Blank) = Main<br>• A = Revision after main |
| T | Temperature range (°C) | • V = –40 to 105 |
| PP | Package identifier | • LH = 64 LQFP (10 mm x 10 mm)<br>• LL = 100 LQFP (14 mm x 14 mm) |

*Table continues on the next page...*

Table 3.  Part number fields description (continued)

| CC | Maximum CPU frequency (MHz) | • 9 = 96 MHz |
|---|---|---|
| N | Packaging type | • R = Tape and reel<br>• (Blank) = Trays |

### 1.2.4  Example

This is an example part number: MKE17Z512VLL9

## 2  Overview

The following figure shows the system diagram of this device.



Figure 2.  System diagram

The crossbar switch connects bus masters and slaves using a crossbar switch structure. This structure allows up to four bus masters to access different bus slaves simultaneously, while providing arbitration among the bus masters when they access the same slave.

## 2.1 System features

The following sections describe the high-level system features.

### 2.1.1 ARM Cortex-M0+ core

The enhanced ARM Cortex M0+ is the member of the Cortex-M Series of processors targeting microcontroller cores focused on very cost sensitive, low power applications. It has a single 32-bit AMBA AHB-Lite interface and includes an NVIC component. It also has hardware debug functionality including support for simple program trace capability. The processor supports the ARMv6-M instruction set (Thumb) architecture including all but three 16-bit Thumb opcodes (52 total) plus seven 32-bit instructions. It is upward compatible with other Cortex-M profile processors.

### 2.1.2 NVIC

The Nested Vectored Interrupt Controller supports nested interrupts and 4 priority levels for interrupts. In the NVIC, each source in the IPR registers contains 2 bits. It also differs in number of interrupt sources and supports 32 interrupt vectors.

The Cortex-M family uses a number of methods to improve interrupt latency to up to 15 clock cycles for Cortex-M0+. It also can be used to wake the MCU core from Wait and VLPW modes.

### 2.1.3 AWIC

The asynchronous wake-up interrupt controller (AWIC) is used to detect asynchronous wake-up events in Stop mode and signal to clock control logic to resume system clocking. After clock restarts, the NVIC observes the pending interrupt and performs the normal interrupt or event processing. The AWIC can be used to wake MCU core from Partial Stop, Stop and VLPS modes.

Wake-up sources for this SoC are listed as below:

Table 4. AWIC Stop and VLPS Wake-up Sources

| Wake-up source | Description |
|---|---|
| Available system resets | RESET pin, WDOG |
| Pin interrupts | Port Control Module - Any enabled pin interrupt is capable of waking the system |
| ADC0 | ADC0 is optional functional with clock source from SIRC or OSC |
| CMP0 | Functional in Stop/VLPS modes with clock source from SIRC or OSC |
| LPI2C | Functional in Stop/VLPS modes with clock source from SIRC or OSC |
| LPUART | Functional in Stop/VLPS modes with clock source from SIRC or OSC |
| LPSPI | Functional in Stop/VLPS modes with clock source from SIRC or OSC |
| LPTMR | Functional in Stop/VLPS modes |
| RTC | Functional in Stop/VLPS modes |
| TSI | Touch sense wakeup |
| NMI | Non-maskable interrupt |

### 2.1.4 Memory

This device has the following features:

- Up to 512 KB of embedded program flash memory, dual-bank flash supporting flash SWAP feature.
- Up to 96 KB of embedded RAM accessible (read/write) at CPU clock speed with 0 wait states.

## 2.1.5 Reset and boot

The following table lists all the reset sources supported by this device.

---

**NOTE**

In the following table, Y means the specific module, except for the registers, bits or conditions mentioned in the footnote, is reset by the corresponding Reset source. N means the specific module is not reset by the corresponding Reset source.

---

Table 5. Reset source

| Reset sources | Descriptions | Modules | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | PMC | SIM | SMC | RCM | Reset pin is negated | WDOG | SCG | LPTMR | RTC | Others |
| POR reset | Power-on reset (POR) | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |
| System resets | Low-voltage detect (LVD) | Y[1],[2] | Y | Y | Y | Y | Y | Y | Y | Y | Y |
| | External pin reset (RESET) | Y[1] | Y | Y | Y | Y | Y | Y | N | N | Y |
| | Watchdog (WDOG) reset | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | Multipurpose clock generator loss of clock (LOC) reset | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | Multipurpose clock generator loss of lock (LOL) reset | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | Stop mode acknowledge error (SACKERR) | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | Software reset (SW) | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | Lockup reset (LOCKUP) | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| | MDM DAP system reset | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |
| Debug reset | Debug reset | Y[1] | Y[3] | Y[4] | Y[5] | Y | Y[6] | Y[7] | N | N | Y |

1.  Except PMC_LVDSC1[LVDRE]
2.  Except PMC_REGSC[LPODIS]

3. Except LPOTRIM[LPOTRIM]
4. Except SMC_PMPROT, SMC_PMCTRL_RUNM, SMC_PMCTRL_STOPM, SMC_STOPCTRL, SMC_PMSTAT
5. Except RCM_RPC, RCM_SRIE, RCM_SRS, RCM_SSRS
6. Except WDOG_CS[TST]
7. Except SCG_CSR and SCG_FIRCSTAT

## 2.1.6  Clock options

The SCG module controls which clock source is used to derive the system clocks. The clock generation logic divides the selected clock source into a variety of clock domains, including the clocks for the system bus masters, system bus slaves, and flash memory. The clock generation logic also implements module-specific clock gating to allow granular shutoff of modules.

The following figure is a high level block diagram of the clock generation. For more details on the clock operation and configuration, see the Clocking chapter in the Reference Manual.



Figure 3.  Clocking block diagram

## 2.1.7  Security

Security state can be enabled via programming flash configure field (0x40c). After enabling device security, the SWD port cannot access the memory resources of the MCU.

Table 6.  Security state

| External interface | Security | Unsecure |
|---|---|---|
| SWD port | Cannot access memory source by SWD interface | The debugger can write to the Flash Mass Erase in Progress field of the MDM-AP Control register to trigger a mass erase (Erase All Blocks) command. |

## 2.1.8 Power management

The Power Management Controller (PMC) expands upon ARM's operational modes of Run, Sleep, and Deep Sleep, to provide multiple configurable modes. These modes can be used to optimize current consumption for a wide range of applications. The WFI or WFE instruction invokes a Wait or a Stop mode, depending on the current configuration. For more information on ARM's operational modes, See the ARM® Cortex® User Guide.

The PMC provides High Speed Run (HSRUN), Normal Run (RUN), and Very Low Power Run (VLPR) configurations in ARM's Run operation mode. In these modes, the MCU core is active and can access all peripherals. The difference between the modes is the maximum clock frequency of the system and therefore the power consumption. The configuration that matches the power versus performance requirements of the application can be selected.

The PMC provides Wait (Wait) and Very Low Power Wait (VLPW) configurations in ARM's Sleep operation mode. In these modes, even though the MCU core is inactive, all of the peripherals can be enabled and operate as programmed. The difference between the modes is the maximum clock frequency of the system and therefore the power consumption.

The PMC provides Stop (Stop), Very Low Power Stop (VLPS) configurations in ARM's Deep Sleep operational mode. In these modes, the MCU core and most of the peripherals are disabled. Depending on the requirements of the application, different portions of the analog, logic, and memory can be retained or disabled to conserve power.

The Nested Vectored Interrupt Controller (NVIC), the Asynchronous Wake-up Interrupt Controller (AWIC) are used to wake up the MCU from low power states. The NVIC is used to wake up the MCU core from WAIT and VLPW modes. The AWIC is used to wake up the MCU core from STOP and VLPS modes.

For additional information regarding operational modes, power management, the NVIC, AWIC, please see the Reference Manual.

The following table provides information about the state of the peripherals in the various operational modes and the modules that can wake MCU from low power modes.

Table 7. Peripherals states in different operational modes

| Core mode | Device mode | Descriptions |
|---|---|---|
| Run mode | High Speed Run (HSRUN) | In HSRUN mode, the MCU is able to operate at a faster frequency compared to normal run mode. |
| | Run | In Run mode, all device modules are operational. |
| | Very Low Power Run | In VLPR mode, all device modules are operational at a reduced frequency except the Low Voltage Detect (LVD) monitor, which is disabled. |
| Sleep mode | Wait | In Wait mode, all peripheral modules are operational. The MCU core is placed into Sleep mode. |
| | Very Low Power Wait | In VLPW mode, all peripheral modules are operational at a reduced frequency except the Low Voltage Detect (LVD) monitor, which is disabled. The MCU core is placed into Sleep mode. |
| Deep sleep | Stop | In Stop mode, most peripheral clocks are disabled and placed in a static state. Stop mode retains all registers and SRAMs while maintaining Low Voltage Detection protection. In Stop mode, the ADC, CMP, LPTMR, RTC, and pin interrupts are operational. The NVIC is disabled, but the AWIC can be used to wake up from an interrupt. |
| | Very Low Power Stop | In VLPS mode, the contents of the SRAM are retained. The CMP (low speed), ADC, OSC, LPTMR, LPIT, FlexIO, LPUART, LPI2C, LPSPI, and RTC. |
| | | DMA are operational, LVD and NVIC are disabled, AWIC is used to wake up from interrupt. |

### 2.1.9  Debug controller

This device has extensive debug capabilities including run control and tracing capabilities. The standard ARM debug port supports SWD interface.

## 2.2  Peripheral features

The following sections describe the features of each peripherals of the chip.

### 2.2.1  eDMA and DMAMUX

The eDMA is a highly programmable data-transfer engine optimized to minimize any required intervention from the host processor. It is intended for use in applications where the data size to be transferred is statically known and not defined within the transferred data itself. The DMA controller in this device implements 8 channels which can be routed from up to 63 DMA request sources through DMAMUX module.

Main features of eDMA are listed below:

- All data movement via dual-address transfers: read from source, write to destination
- 8-channel implementation that performs complex data transfers with minimal intervention from a host processor
- Transfer control descriptor (TCD) organized to support two-deep, nested transfer operations
  - Channel activation via one of three methods
  - Fixed-priority and round-robin channel arbitration
  - Channel completion reported via programmable interrupt requests
  - Programmable support for scatter/gather DMA processing
  - Support for complex data structures

### 2.2.2  FTM

This device contains three FlexTimer modules.

The FlexTimer module (FTM) is a two-to-eight channel timer that supports input capture, output compare, and the generation of PWM signals to control electric motor and power management applications. The FTM time reference is a 16-bit counter that can be used as an unsigned or signed counter.

Several key enhancements of this module are made:

- Signed up counter
- Deadtime insertion hardware
- Fault control inputs
- Enhanced triggering functionality
- Initialization and polarity control

### 2.2.3  ADC

This device contains one 12-bit SAR ADC module. The ADC module supports hardware triggers from FTM, LPTMR, LPIT, external trigger pin, RTC, and CMP output. It supports wakeup of MCU in low power mode when using internal clock source or external crystal clock.

ADC module has the following features:

- Linear successive approximation algorithm with up to 12-bit resolution
- Up to single-ended external analog inputs

- Support 12-bit, 10-bit, and 8-bit single-ended output modes

- Single or continuous conversion

- Configurable sample time and conversion speed/power

- Input clock selectable from up to four sources

- Operation in low-power modes for lower noise

- Selectable hardware conversion trigger

- Automatic compare with interrupt for less-than, greater-than or equal-to, within range, or out-of-range, programmable value

- Temperature sensor

- Hardware average function

- Selectable Voltage reference: from external or alternate

- Self-Calibration mode

### 2.2.3.1  Temperature sensor

This device contains one temperature sensor internally connected to the input channel of AD26, see ADC electrical specifications for details of the linearity factor.

The sensor must be calibrated to gain good accuracy, so as to provide good linearity, see also AN3031 for more detailed application information of the temperature sensor.

### 2.2.4  CMP

There is one analog comparator on this device.

- Each CMP has its own independent 8-bit DAC.

- Each CMP supports up to 6 analog inputs from external pins.

- Each CMP is able to convert an internal reference from the bandgap.

- Each CMP supports the round-robin sampling scheme. In summary, this allow the CMP to operate independently in VLPS and Stop modes, whilst being triggered periodically to sample up to 6 inputs. Only if an input changes state is a full wakeup generated.

The CMP has the following features:

- Inputs may range from rail to rail

- Programmable hysteresis control

- Selectable interrupt on rising-edge, falling-edge, or both rising and falling edges of the comparator output

- Selectable inversion on comparator output

- Capability to produce a wide range of outputs such as sampled, windowed, or digitally filtered

- External hysteresis can be used at the same time that the output filter is used for internal functions

- Two software selectable performance levels: Shorter propagation delay at the expense of higher power, and Low power with longer propagation delay

- DMA transfer support

- Functional in all power modes available on this MCU

- The window and filter functions are not available in STOP mode

- Integrated 8-bit DAC with selectable supply reference source and can be power down to conserve power

## 2.2.5  LPIT

The Low Power Periodic Interrupt Timer (LPIT) is a multi-channel timer module generating independent pre-trigger and trigger outputs. These timer channels can operate individually or can be chained together. The LPIT can operate in low power modes if configured to do so. The pre-trigger and trigger outputs can be used to trigger other modules on the device.

## 2.2.6  LPTMR

The low-power timer (LPTMR) can be configured to operate as a time counter with optional prescaler, or as a pulse counter with optional glitch filter, across all power modes, including the low-leakage modes. It can also continue operating through most system reset events, allowing it to be used as a time of day counter.

The LPTMR module has the following features:

- 16-bit time counter or pulse counter with compare

    — Optional interrupt can generate asynchronous wakeup from any low-power mode

    — Hardware trigger output

    — Counter supports free-running mode or reset on compare

- Configurable clock source for prescaler/glitch filter

- Configurable input source for pulse counter

## 2.2.7  CRC

This device contains one cyclic redundancy check (CRC) module which can generate 16/32-bit CRC code for error detection.

The CRC module provides a programmable polynomial, WAS, and other parameters required to implement a 16-bit or 32-bit CRC standard.

The CRC module has the following features:

- Hardware CRC generator circuit using a 16-bit or 32-bit programmable shift register

- Programmable initial seed value and polynomial

- Option to transpose input data or output data (the CRC result) bitwise or bytewise.

- Option for inversion of final CRC result

- 32-bit CPU register programming interface

## 2.2.8  LPUART

This product contains three Low-Power UART modules, and can work in Stop and VLPS modes. The module also supports 4× to 32× data oversampling rate to meet different applications.

The LPUART module has the following features:

- Programmable baud rates (13-bit modulo divider) with configurable oversampling ratio from 4× to 32×

- Transmit and receive baud rate can operate asynchronous to the bus clock and can be configured independently of the bus clock frequency, support operation in Stop mode

- Interrupt, DMA or polled operation

- Hardware parity generation and checking

- Programmable 8-bit, 9-bit or 10-bit character length

- Programmable 1-bit or 2-bit stop bits

- Three receiver wakeup methods

    — Idle line wakeup

**Kinetis KE17Z/13Z/12Z with up to 512 KB Flash, Rev. 2, 04/2024**

— Address mark wakeup

— Receive data match

- Automatic address matching to reduce ISR overhead:

    — Address mark matching

    — Idle line address matching

    — Address match start, address match end

- Optional 13-bit break character generation / 11-bit break character detection

- Configurable idle length detection supporting 1, 2, 4, 8, 16, 32, 64 or 128 idle characters

- Selectable transmitter output and receiver input polarity

### 2.2.9 SCI

This device contains two SCI modules to provide more UART ports with minimum die size increase.

The SCI modules have the following features:

- Support standard UART features

- Two SCI modules support both LIN operation

- Support DMA

### 2.2.10 LPSPI

This device contains one LPSPI module. The LPSPI is a low power Serial Peripheral Interface (SPI) module that supports an efficient interface to an SPI bus as a master and/or a slave. The LPSPI can continue operating in stop modes provided an appropriate clock is available and is designed for low CPU overhead with DMA offloading of FIFO register accesses.

The LPSPI module has the following features:

- Command/transmit FIFO of 4 words

- Receive FIFO of 4 words

- Host request input can be used to control the start time of an SPI bus transfer

### 2.2.11 LPI2C

This device contains one LPI2C module. The LPI2C is a low power Inter-Integrated Circuit (I2C) module that supports an efficient interface to an I2C bus as a master and/or a slave. The LPI2C can continue operating in stop modes provided an appropriate clock is available and is designed for low CPU overhead with DMA offloading of FIFO register accesses. The LPI2C implements logic support for standard-mode, fast-mode, fast-mode plus and ultra-fast modes of operation. The LPI2C module also complies with the *System Management Bus (SMBus) Specification, version 2*.

The LPI2C modules have the following features:

- Standard, Fast, Fast+ and Ultra Fast modes are supported

- HS-mode supported in slave mode

- Multi-master support including synchronization and arbitration

- Clock stretching

- General call, 7-bit and 10-bit addressing

- Software reset, START byte and Device ID require software support

- For master mode:

    — command/transmit FIFO of 4 words

- — receive FIFO of 4 words
- For slave mode:
    - — separate I2C slave registers to minimize software overhead due to master/ slave switching
    - — support for 7-bit or 10-bit addressing, address range, SMBus alert and general call address
    - — transmit/receive data register supporting interrupt or DMA requests

## 2.2.12  FlexIO

The FlexIO is a highly configurable module providing a wide range of protocols including, but not limited to UART, I2C, SPI, Camera IF, LCD RGB, PWM/Waveform generation. The module supports programmable baud rates independent of bus clock frequency, with automatic start/stop bit generation.

The FlexIO module has the following features:

- Functional in VLPR/VLPW/Stop/VLPS mode provided the clock it is using remains enabled
- Four 32-bit double buffered shift registers with transmit, receive, and data match modes, and continuous data transfer
- The timing of the shifter's shift, load and store events are controlled by the highly flexible 16-bit timer assigned to the shifter
- Two or more shifters can be concatenated to support large data transfer sizes
- Each 16-bit timers operates independently, supports for reset, enable and disable on a variety of internal or external trigger conditions with programmable trigger polarity
- Flexible pin configuration supporting output disabled, open drain, bidirectional output data and output mode
- Supports interrupt, DMA or polled transmit/receive operation

## 2.2.13  Port control and GPIO

The Port Control and Interrupt (PORT) module provides support for port control, digital filtering, and external interrupt functions. The GPIO data direction and output data registers control the direction and output data of each pin when the pin is configured for the GPIO function. The GPIO input data register displays the logic value on each pin when the pin is configured for any digital function, provided the corresponding Port Control and Interrupt module for that pin is enabled.

The following figure shows the basic I/O pad structure. Pseudo open-drain pins have the p-channel output driver disabled when configured for open-drain operation. None of the I/O pins, including open-drain and pseudo open-drain pins, are allowed to go above VDD.

Figure 4.  I/O simplified block diagram

The PORT module has the following features:

- All PIN support interrupt enable

- Configurable edge (rising, falling, or both) or level sensitive interrupt type

- Support DMA request

- Asynchronous wake-up in low-power modes

- Configurable pullup, pulldown, and pull-disable on select pins

- Configurable high and low drive strength on selected pins

- Configurable passive filter on selected pins

- Individual mux control field supporting analog or pin disabled, GPIO, and up to chip-specific digital functions

- Pad configuration fields are functional in all digital pin muxing modes.

The GPIO module has the following features:

- Port Data Input register visible in all digital pin-multiplexing modes

- Port Data Output register with corresponding set/clear/toggle registers

- Port Data Direction register

- GPIO support single-cycle access via fast GPIO.

## 2.2.14 TSI

This device contains two TSI modules. TSI provides touch sensing detection on capacitive touch sensors. The external capacitive touch sensor is typically formed on PCB and the sensor electrodes are connected to TSI input channels through the I/O pins in the device.

TSI operates in switching integration mode to achieve low-power, high-sensitivity, and advanced EMC robustness. It supports both self-cap and mutual-cap sensors. In self-cap mode, TSI requires only one pin for each touch sensor. In mutual-cap mode, sensing is done with using capacitive touch matrix in various Tx-Rx configurations. TSI requires one pin per Tx line and one pin per Rx line.

TSI features are as follows:

- Advanced EMC robustness
- Supports both self-cap sensor and mutual-cap sensor
- One pin per electrode – no external components
- Adjustable touch sensing resolution and sensitivity for sensing a variety of overlay

    materials and thicknesses
- Low power consumption
- Capability to wake up MCU from low power modes for low power application
- Supports DMA data transfer
- Fully supports NXP touch library, see NXP touch library for details.
- Each TSI channel configurable to function as the scan channel or shield channel

# 3 Memory map

This device contains various memories and memory-mapped peripherals which are located in a 4 GB memory space. For more details of the system memory and peripheral locations, see the Memory Map chapter in the Kinetis KE17Z/13Z/12Z with up to 512 KB Flash Reference Manual.

# 4 Pinouts

## 4.1 KE1xZ Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 8. Pin assignments

| 100 LQFP | 64 LQFP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | — | PTE16 | TSI0_CH13 | TSI0_CH13 | PTE16 | | | | | FXIO_D3 | TRGMUX_OUT7 |
| 2 | — | PTE15 | TSI0_CH14 | TSI0_CH14 | PTE15 | | | | | FXIO_D2 | TRGMUX_OUT6 |

*Table continues on the next page...*

Table 8. Pin assignments (continued)

| 3 | 1 | PTD1 | TSI0_CH11 | TSI0_CH11 | PTD1 | FTM0_CH3 | LPSPI1_SIN | FTM2_CH1 | | FXIO_D1 | TRGMUX_OUT2 |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 4 | 2 | PTD0 | TSI0_CH12 | TSI0_CH12 | PTD0 | FTM0_CH2 | LPSPI1_SCK | FTM2_CH0 | | FXIO_D0 | TRGMUX_OUT1 |
| 5 | 3 | PTE11 | TSI0_CH9 | TSI0_CH9 | PTE11 | PWT_IN1 | LPTMR0_ALT1 | | | FXIO_D5 | TRGMUX_OUT5 |
| 6 | 4 | PTE10 | TSI0_CH10 | TSI0_CH10 | PTE10 | CLKOUT | | | | FXIO_D4 | TRGMUX_OUT4 |
| 7 | — | PTE13 | TSI0_CH15 | TSI0_CH15 | PTE13 | | | | | | TRGMUX_OUT5 |
| 8 | 5 | PTE5 | TSI0_CH16 | TSI0_CH16 | PTE5 | TCLK2 | | FTM2_CH3 | | FXIO_D7 | EWM_IN |
| 9 | 6 | PTE4 | TSI0_CH17 | TSI0_CH17 | PTE4 | BUSOUT | | FTM2_CH2 | | FXIO_D6 | EWM_OUT_b |
| 10 | 7 | VDD | VDD | VDD | | | | | | | |
| 11 | 8 | VDDA | VDDA | VDDA | | | | | | | |
| 12 | 9 | VREFH | VREFH | VREFH | | | | | | | |
| — | 10 | VSS/VREFL | VSS/VREFL | VSS/VREFL | | | | | | | |
| 13 | — | VREFL | VREFL | VREFL | | | | | | | |
| 14 | — | VSS | VSS | VSS | | | | | | | |
| 15 | 11 | PTB7 | EXTAL | EXTAL | PTB7 | LPI2C0_SCL | LPUART0_TX | | | | |
| 16 | 12 | PTB6 | XTAL | XTAL | PTB6 | LPI2C0_SDA | LPUART0_RX | | | | |
| 17 | — | PTE14 | DISABLED | | PTE14 | FTM0_FLT1 | | | | | TRGMUX_OUT4 |
| 18 | 13 | PTE3 | ADC0_SE6/TSI0_CH18 | ADC0_SE6/TSI0_CH18 | PTE3 | FTM0_FLT0 | LPUART2_RTS | | | TRGMUX_IN6 | |
| 19 | — | PTE12 | DISABLED | | PTE12 | FTM0_FLT3 | LPUART2_TX | | | | TRGMUX_OUT3 |
| 20 | — | PTD17 | DISABLED | | PTD17 | FTM0_FLT2 | LPUART2_RX | | | | TRGMUX_OUT2 |

*Table continues on the next page...*

## Table 8. Pin assignments (continued)

| 21 | 14 | PTD16 | ADC0_SE4/ TSI0_CH19 | ADC0_SE4/ TSI0_CH19 | PTD16 | FTM0_CH1 | | | | | |
|----|----|-------|------|------|-------|----------|---|---|---|---|---|
| 22 | 15 | PTD15 | ADC0_SE2/ TSI0_CH20 | ADC0_SE2/ TSI0_CH20 | PTD15 | FTM0_CH0 | | | | | |
| 23 | 16 | PTE9 | ADC0_SE0/ TSI0_CH21 | ADC0_SE0/ TSI0_CH21 | PTE9 | FTM0_CH7 | LPUART 2_ CTS | | | | |
| 24 | — | PTD14 | DISABLED | | PTD14 | | LPUART 1_TX | | | | CLKOUT |
| 25 | — | PTD13 | DISABLED | | PTD13 | | LPUART 1_RX | | | | RTC_CL KOUT |
| 26 | 17 | PTE8 | CMP0_IN3/ ADC0_SE1/ TSI0_CH22 | CMP0_IN3/ ADC0_SE1/ TSI0_CH22 | PTE8 | FTM0_CH6 | | | | | |
| 27 | 18 | PTB5 | ADC0_SE3/ TSI0_CH23 | ADC0_SE3/ TSI0_CH23 | PTB5 | FTM0_CH5 | LPSPI0_ PCS1 | | | TRGMUX _IN0 | |
| 28 | 19 | PTB4 | ADC0_SE5/ TSI0_CH24 | ADC0_SE5/ TSI0_CH24 | PTB4 | FTM0_CH4 | LPSPI0_ SOUT | | | TRGMUX _IN1 | |
| 29 | 20 | PTC3 | ADC0_SE7/ CMP0_IN4 | ADC0_SE7/ CMP0_IN4 | PTC3 | FTM0_CH3 | | | | FXIO_D7 | |
| 30 | 21 | PTC2 | ADC0_SE1 5/ CMP0_IN5 | ADC0_SE1 5/ CMP0_IN5 | PTC2 | FTM0_CH2 | | | | FXIO_D6 | |
| 31 | 22 | PTD7 | ADC0_SE1 3 | ADC0_SE1 3 | PTD7 | LPUART2_ TX | | | | | |
| 32 | 23 | PTD6 | ADC0_SE1 1 | ADC0_SE1 1 | PTD6 | LPUART2_ RX | | | | | |
| 33 | 24 | PTD5 | ADC0_SE9 | ADC0_SE9 | PTD5 | FTM2_CH3 | LPTMR0 _ ALT2 | FXIO_D3 | PWT_IN2 | TRGMUX _IN7 | LPUART 2_ CTS |
| 34 | — | PTD12 | DISABLED | | PTD12 | FTM2_CH2 | LPI2C1_ HREQ | | | LPUART 2_ RTS | |
| 35 | — | PTD11 | DISABLED | | PTD11 | FTM2_CH1 | | | | LPUART 2_ CTS | |
| 36 | — | PTD10 | DISABLED | | PTD10 | FTM2_CH0 | | | | | |
| 37 | — | VSS | VSS | VSS | | | | | | | |
| 38 | — | VDD | VDD | VDD | | | | | | | |

*Table continues on the next page...*

Table 8. Pin assignments (continued)

| 39 | 25 | PTC1 | ADC0_SE8/ TSI1_CH24 | ADC0_SE8/ TSI1_CH24 | PTC1 | FTM0_CH1 | | SCI0_TX | | | |
|----|----|------|------|------|------|------|------|------|------|------|------|
| 40 | 26 | PTC0 | ADC0_SE1 0/ TSI1_CH23 | ADC0_SE1 0/ TSI1_CH23 | PTC0 | FTM0_CH0 | | SCI0_RX | | | |
| 41 | — | PTD9 | DISABLED | | PTD9 | | LPI2C1_ SCL | | | FXIO_D2 | |
| 42 | — | PTD8 | DISABLED | | PTD8 | FTM0_CH7 | LPI2C_S DA | | LPSPI0_ PCS1 | | |
| 43 | 27 | PTC17 | ADC0_SE1 2/ TSI1_CH22 | ADC0_SE1 2/ TSI1_CH22 | PTC17 | | | LPI2C1_ SCLS | | SCI1_TX | |
| 44 | 28 | PTC16 | ADC0_SE1 4/ TSI1_CH21 | ADC0_SE1 4/ TSI1_CH21 | PTC16 | | | LPI2C1_ SDAS | | SCI1_RX | |
| 45 | 29 | PTC15 | ADC0_SE1 6/ TSI1_CH20 | ADC0_SE1 4/ TSI1_CH20 | PTC15 | FTM1_CH3 | | SCI0_TX | | | |
| 46 | 30 | PTC14 | ADC0_SE1 7/ TSI1_CH19 | ADC0_SE1 7/ TSI1_CH19 | PTC14 | FTM1_CH2 | | SCI0_RX | | | |
| 47 | 31 | PTB3 | ADC0_SE1 8/ TSI1_CH18 | ADC0_SE1 8/ TSI1_CH18 | PTB3 | FTM1_CH1 | LPSPI0_ SIN | | | TRGMUX _IN2 | |
| 48 | 32 | PTB2 | ADC0_SE1 9/ TSI1_CH17 | ADC0_SE1 9/ TSI1_CH17 | PTB2 | FTM1_CH0 | LPSPI0_ SCK | | | TRGMUX _IN3 | |
| 49 | — | PTC13 | DISABLED | | PTC13 | | | | LPSPI0_ PCS0 | | |
| 50 | — | PTC12 | DISABLED | | PTC12 | | | | LPSPI0_ SOUT | | |
| 51 | — | PTC11 | DISABLED | | PTC11 | | | | LPSPI0_ SIN | | |
| 52 | — | PTC10 | DISABLED | | PTC10 | | | | LPSPI0_ SCK | | |
| 53 | 33 | PTB1 | ADC0_SE2 0/ TSI1_CH16 | ADC0_SE2 0/ TSI1_CH16 | PTB1 | LPUART0_ TX | LPSPI0_ SOUT | TCLK0 | | | |

*Table continues on the next page...*

### Table 8. Pin assignments (continued)

| | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 54 | 34 | PTB0 | ADC0_SE21/ TSI1_CH15 | ADC0_SE21/ TSI1_CH15 | PTB0 | LPUART0_ RX | LPSPI0_ PCS0 | LPTMR0_ ALT3 | PWT_IN3 | | |
| 55 | 35 | PTC9 | ADC0_SE22/ TSI1_CH14 | ADC0_SE22/ TSI1_CH14 | PTC9 | LPUART1_ TX | | | | LPUART0_ RTS | |
| 56 | 36 | PTC8 | ADC0_SE24/ TSI1_CH13 | ADC0_SE24/ TSI1_CH13 | PTC8 | LPUART1_ RX | | | | LPUART0_ CTS | |
| 57 | 37 | PTA7 | TSI1_CH12 | TSI1_CH12 | PTA7 | FTM0_FLT2 | LPSPI0_ PCS3 | RTC_ CLKIN | | LPUART1_ RTS | |
| 58 | 38 | PTA6 | TSI1_CH11 | TSI1_CH11 | PTA6 | FTM0_FLT1 | LPSPI1_ PCS1 | | | LPUART1_ CTS | |
| 59 | 39 | PTE7 | TSI1_CH10 | TSI1_CH10 | PTE7 | FTM0_CH7 | | | | | |
| 60 | 40 | VSS | VSS | VSS | | | | | | | |
| 61 | 41 | VDD | VDD | VDD | | | | | | | |
| 62 | — | PTA17 | DISABLED | | PTA17 | FTM0_CH6 | | EWM_OUT_b | | | |
| 63 | — | PTB17 | DISABLED | | PTB17 | FTM0_CH5 | LPSPI1_ PCS3 | | | | |
| 64 | — | PTB16 | DISABLED | | PTB16 | FTM0_CH4 | LPSPI1_ SOUT | | | | |
| 65 | — | PTB15 | DISABLED | | PTB15 | FTM0_CH3 | LPSPI1_ SIN | | | | |
| 66 | — | PTB14 | DISABLED | | PTB14 | FTM0_CH2 | LPSPI1_ SCK | | | | |
| 67 | 42 | PTB13 | TSI1_CH9 | TSI1_CH9 | PTB13 | FTM0_CH1 | | | | SCI1_TX | |
| 68 | 43 | PTB12 | TSI1_CH8 | TSI1_CH8 | PTB12 | FTM0_CH0 | | | | SCI1_RX | |
| 69 | 44 | PTD4 | TSI1_CH7 | TSI1_CH7 | PTD4 | FTM0_FLT3 | | | | | |
| 70 | 45 | PTD3 | NMI_b | | PTD3 | | LPSPI1_ PCS0 | FXIO_D5 | LPI2C0_ SCL | TRGMUX _IN4 | NMI_b |
| 71 | 46 | PTD2 | TSI1_CH6 | TSI1_CH6 | PTD2 | | LPSPI1_ SOUT | FXIO_D4 | LPI2C0_ SDA | TRGMUX _IN5 | |

*Table continues on the next page...*

## Table 8. Pin assignments (continued)

| | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 72 | 47 | PTA3 | TSI1_CH5 | TSI1_CH5 | PTA3 | | LPI2C0_SCL | EWM_IN | | LPUART0_TX | |
| 73 | 48 | PTA2 | TSI1_CH4 | TSI1_CH4 | PTA2 | | LPI2C0_SDA | EWM_OUT_b | | LPUART0_RX | |
| 74 | — | PTB11 | DISABLED | | PTB11 | FTM0_CH1 | LPI2C0_HREQ | | | FXIO_D1 | |
| 75 | — | PTB10 | DISABLED | | PTB10 | FTM0_CH0 | LPI2C0_SDAS | | | FXIO_D0 | |
| 76 | — | PTB9 | DISABLED | | PTB9 | | LPI2C0_SCLS | | | FXIO_D5 | |
| 77 | — | PTB8 | DISABLED | | PTB8 | | | LPI2C0_SCL | | FXIO_D4 | |
| 78 | 49 | PTA1 | CMP0_IN1/TSI1_CH3 | CMP0_IN1/TSI1_CH3 | PTA1 | FTM1_CH1 | LPI2C0_SDAS | FXIO_D3 | | LPUART0_ RTS | TRGMUX_ OUT0 |
| 79 | 50 | PTA0 | CMP0_IN0/TSI1_CH2 | CMP0_IN0/TSI1_CH2 | PTA0 | FTM2_CH1 | LPI2C0_SCLS | FXIO_D2 | | LPUART0_ CTS | TRGMUX_ OUT3 |
| 80 | 51 | PTC7 | TSI1_CH1 | TSI1_CH1 | PTC7 | LPUART1_TX | | | | | |
| 81 | 52 | PTC6 | TSI1_CH0 | TSI1_CH0 | PTC6 | LPUART1_RX | | | | | |
| 82 | — | PTA16 | DISABLED | | PTA16 | FTM1_CH3 | LPSPI0_PCS2 | LPI2C0_SDA | | | |
| 83 | — | PTA15 | DISABLED | | PTA15 | FTM1_CH2 | LPSPI0_PCS3 | | | | |
| 84 | 53 | PTE6 | TSI0_CH0 | TSI0_CH0 | PTE6 | LPSPI0_PCS2 | | | | LPUART1_ RTS | |
| 85 | 54 | PTE2 | TSI0_CH1 | TSI0_CH1 | PTE2 | LPSPI0_SOUT | LPTMR0_ALT3 | | PWT_IN3 | LPUART1_ CTS | |
| 86 | — | VSS | VSS | VSS | | | | | | | |
| 87 | — | VDD | VDD | VDD | | | | | | | |
| 88 | — | PTA14 | DISABLED | | PTA14 | FTM0_FLT0 | | EWM_IN | | | BUSOUT |
| 89 | 55 | PTA13 | TSI0_CH2 | TSI0_CH2 | PTA13 | | | LPI2C1_SCLS | LPUART0_RX | | |

*Table continues on the next page...*

Table 8. Pin assignments (continued)

| | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 90 | 56 | PTA12 | TSI0_CH3 | TSI0_CH3 | PTA12 | | | LPI2C1_SDAS | LPUART0_TX | | |
| 91 | 57 | PTA11 | TSI0_CH4 | TSI0_CH4 | PTA11 | | LPUART0_RX | FXIO_D1 | | | |
| 92 | 58 | PTA10 | TSI0_CH5 | TSI0_CH5 | PTA10 | | LPUART0_TX | FXIO_D0 | | | |
| 93 | 59 | PTE1 | TSI0_CH6 | TSI0_CH6 | PTE1 | LPSPI0_SIN | LPI2C0_HREQ | LPI2C1_SCL | | | |
| 94 | 60 | PTE0 | TSI0_CH7 | TSI0_CH7 | PTE0 | LPSPI0_SCK | TCLK1 | LPI2C1_SDA | | | |
| 95 | 61 | PTC5 | TSI0_CH8 | TSI0_CH8 | PTC5 | FTM2_CH0 | RTC_CLKOUT | LPI2C1_HREQ | | | |
| 96 | 62 | PTC4 | SWD_CLK | CMP0_IN2 | PTC4 | FTM1_CH0 | LPUART1_RX | | EWM_IN | | SWD_CLK |
| 97 | 63 | PTA5 | RESET_b | | PTA5 | | TCLK1 | | | | RESET_b |
| 98 | 64 | PTA4 | SWD_DIO | | PTA4 | | LPUART1_TX | CMP0_OUT | EWM_OUT_b | | SWD_DIO |
| 99 | — | PTA9 | DISABLED | | PTA9 | | | FXIO_D7 | | | TRGMUX_OUT1 |
| 100 | — | PTA8 | DISABLED | | PTA8 | | | FXIO_D6 | | | TRGMUX_OUT0 |

NOTE

Each TSI channel can be configured as TSI shield channel.

## 4.2 Port control and interrupt summary

The following table provides more information regarding the Port Control and Interrupt configurations.

Table 9. Ports summary

| Feature | Port A | Port B | Port C | Port D | Port E |
|---|---|---|---|---|---|
| Pull select control | Yes | Yes | Yes | Yes | Yes |
| Pull select at reset | PTA4/PTA5=Pull up, Others=No | No | PTC4=Pull down, Others=No | PTD3=Pull up, Others=No | No |
| Pull enable control | Yes | Yes | Yes | Yes | Yes |

*Table continues on the next page...*

Table 9. Ports summary (continued)

| Pull enable at reset | PTA4/<br>PTA5=Enabled;<br>Others=Disabled | Disabled | PTC4=Enabled;<br>Others=Disabled | PTD3=Enabled;<br>Others=Disabled | Disabled |
|---|---|---|---|---|---|
| Passive filter enable control | PTA5=Yes;<br>Others=No | No | No | PTD3=Yes;<br>Others=No | No |
| Passive filter enable at reset | PTA5=Enabled;<br>Others=Disabled | Disabled | Disabled | Disabled | Disabled |
| Open drain enable control | I2C and UART Tx=Enabled;<br>Others=Disabled | I2C and UART Tx=Enabled;<br>Others=Disabled | I2C and UART Tx=Enabled;<br>Others=Disabled | I2C and UART Tx=Enabled;<br>Others=Disabled | I2C and UART Tx=Enabled;<br>Others=Disabled |
| Open drain enable at reset | Disabled | Disabled | Disabled | Disabled | Disabled |
| Drive strength enable control | No | PTB4/PTB5 only | No | PTD0/PTD1/<br>PTD15/PTD16 only | PTE0/PTE1 only |
| Drive strength enable at reset | Disabled | Disabled | Disabled | Disabled | Disabled |
| Pin mux control | Yes | Yes | Yes | Yes | Yes |
| Pin mux at reset | PTA4/PTA5=ALT7;<br>Others=ALT0 | ALT0 | PTC4=ALT7;<br>Others=ALT0 | PTD3=ALT7;<br>Others=ALT0 | ALT0 |
| Lock bit | Yes | Yes | Yes | Yes | Yes |
| Interrupt and DMA request | Yes | Yes | Yes | Yes | Yes |
| Digital glitch filter | No | No | No | No | Yes |

## 4.3 Module Signal Description Tables

The following sections correlate the chip-level signal name with the signal name used in the module's chapter. They also briefly describe the signal function and direction.

### 4.3.1 SWD signal module

Table 10. SWD signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| SWD_CLK | SWD_CLK | Serial Wire Clock | I |
| SWD_DIO | SWD_DIO | Serial Wire Data | I/O |

### 4.3.2  System modules

Table 11.  System signal description

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| NMI_b | — | Non-maskable interrupt NOTE: Driving the NMI signal low forces a non-maskable interrupt, if the NMI function is selected on the corresponding pin. | I |
| RESET_b | — | Reset bidirectional signal | I/O |
| VDD | — | MCU power | I |
| VSS | — | MCU ground | I |

Table 12.  EWM signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| EWM_IN | EWM_in | EWM input for safety status of external safety circuits. The polarity of EWM_IN is programmable using the EWM_CTRL[ASSIN] bit. The default polarity is active-low. | I |
| EWM_OUT_b | EWM_out | EWM reset out signal | O |

### 4.3.3  Clock modules

Table 13.  OSC (in SCG) signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| EXTAL | EXTAL | External clock/Oscillator input | I |
| XTAL | XTAL | Oscillator output | O |

### 4.3.4  Analog modules

Table 14.  ADC$0$ signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| ADC$0$_SE[23:0] | AD[23:0] | Single-Ended Analog Channel Inputs | I |
| VREFH | VREFSH | Voltage Reference Select High | I |
| VREFL | VREFSL | Voltage Reference Select Low | I |
| VDDA | VDDA | Analog Power Supply | I |

**Table 15. CMP0 signal descriptions**

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| CMP0_IN[5:0] | IN[5:0] | Analog voltage inputs | I |
| CMP0_OUT | CMPO | Comparator output | O |

### 4.3.5 Timer modules

**Table 16. LPTMR0 signal descriptions**

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| LPTMR0_ALT[3:1] | LPTMR_ALTn | Pulse Counter Input pin | I |

**Table 17. FTM0 signal descriptions**

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| FTM0_CH[7:0] | CHn | FTM channel (n), where n can be 7-0 | I/O |
| FTM0_FLT[3:0] | FAULTj | Fault input (j), where j can be 3-0 | I |
| TCLK[2:0] | EXTCLK | External clock. FTM external clock can be selected to drive the FTM counter. | I |

**Table 18. FTM1 signal descriptions**

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| FTM1_CH[3:0] | CHn | FTM channel (n), where n can be 3-0 | I/O |
| FTM1_FLT[3:2] | FAULTj | Fault input (j), where j can be 3-2 | I |
| TCLK[2:0] | EXTCLK | External clock. FTM external clock can be selected to drive the FTM counter. | I |

**Table 19. FTM2 signal descriptions**

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| FTM2_CH[3:0] | CHn | FTM channel (n), where n can be 3-0 | I/O |
| FTM2_FLT[3:2] | FAULTj | Fault input (j), where j can be 3-2 | I |
| TCLK[2:0] | EXTCLK | External clock. FTM external clock can be selected to drive the FTM counter. | I |

## 4.3.6  Communication interfaces

Table 20.  LPSPI*n* signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| LPSPI*n*_SOUT | SOUT | Serial Data Out | O |
| LPSPI*n*_SIN | SIN | Serial Data In | I |
| LPSPI*n*_SCK | SCK | Serial Clock | I/O |
| LPSPI*n*_PCS[3:0] | PCS[3:0] | Peripheral Chip Select 0-3 | I/O |

Table 21.  SCI*n* signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| SCI*n*_TX | TXD | Transmit data | O |
| SCI*n*_RX | RXD | Receive data | O |

Table 22.  LPI2C*n* signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| LPI2C*n*_SCL | SCL | Bidirectional serial clock line of the I2C system. | I/O |
| LPI2C*n*_SDA | SDA | Bidirectional serial data line of the I2C system. | I/O |
| LPI2C*n*_HREQ | HREQ | Host request, can initiate an LPI2C master transfer if asserted and the I2C bus is idle. | I |
| LPI2C*n*_SCLS | SCLS | Secondary I2C clock line. | I/O |
| LPI2C*n*_SDAS | SDAS | Secondary I2C data line. | I/O |

Table 23.  LPUART*n* signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| LPUART*n*_TX | LPUART_TXD | Transmit data | I/O |
| LPUART*n*_RX | LPUART_RXD | Receive data | I |
| LPUART*n*_CTS | LPUART_CTS | Clear to send | I |
| LPUART*n*_RTS | LPUART_RTS | Request to send | O |

Table 24.  FlexIO signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| FXIO_D[7:0] | FXIO_D[7:0] | Bidirectional FlexIO Shifter and Timer pin inputs/outputs | I/O |

## 4.3.7  Human-Machine interfaces

Table 25.  GPIO signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| PTA[17:0] | PORTA17–PORTA0 | General-purpose input/output | I/O |
| PTB[17:0] | PORTB17–PORTB0 | General-purpose input/output | I/O |
| PTC[17:0] | PORTC17–PORTC0 | General-purpose input/output | I/O |
| PTD[17:0] | PORTD17–PORTD0 | General-purpose input/output | I/O |
| PTE[16:0] | PORTE16–PORTE0 | General-purpose input/output | I/O |

Table 26.  TSI$n$ signal descriptions

| Chip signal name | Module signal name | Description | I/O |
|---|---|---|---|
| TSI$n$_CH[24:0] | TSI[24:0] | TSI sensing pins or GPIO pins | I/O |

## 4.4  Pinout diagram

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous table of Pin Assignments.

Figure 5. 100 LQFP pinout diagram

**Figure 6. 64 LQFP pinout diagram**

## 4.5 Package dimensions

The following figures show the dimensions of the package options for the devices supported by this document.

Figure 7. 100-pin LQFP package dimensions 1

PLATING — BASE METAL
0.23
0.10

0.16
0.07

0.20
0.07

0.30    6
0.10

⊕ | 0.08 Ⓜ | A | B–C | D

SECTION A–A
ROTATED 90° CW
100 PLACES

VIEW A

96X 0.5

3
X
X=B, C OR D

VIEW B

1.50
1.30      0.05

0°
(0.2)

R 0.08 MIN
R 0.20
R 0.08
0.25

GAGE PLANE

7°
0°

(0.5)
0.75
0.45

(1)

0.20
0.05

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M–1994.

3. DATUMS B, C AND D TO BE DETERMINED AT DATUM PLANE H.

4. THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE SIZE BY A MAXIMUM OF 0.1 MM.

5. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THE DIMENSIONS ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

6. DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL BE 0.07 MM.

7. DIMENSIONS ARE DETERMINED AT THE SEATING PLANE, DATUM A.

**Figure 8.  100-pin LQFP package dimensions 2**

Figure 9. 64-pin LQFP package dimensions 1

DETAIL Y

SECTION B-B

DETAIL AA

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.

5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 MM.

6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

Figure 10. 64-pin LQFP package dimensions 2

# 5 Electrical characteristics

## 5.1 Terminology and guidelines

## 5.1.1  Definitions

Key terms are defined in the following table:

Table 27.  Definition

| Term | Definition |
|---|---|
| Rating | A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:<br><br>• *Operating ratings* apply during operation of the chip.<br><br>• *Handling ratings* apply when the chip is not powered.<br><br>**NOTE**<br>The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings. |
| Operating requirement | A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip |
| Operating behavior | A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions |
| Typical value | A specified value for a technical characteristic that:<br><br>• Lies within the range of values specified by the operating behavior<br><br>• Is representative of that characteristic during operation when you meet the Typical-value conditions or other specified conditions<br><br>**NOTE**<br>Typical values are provided as design guidelines and are neither tested nor guaranteed. |

## 5.1.2 Examples

*Operating rating*:

| Symbol | Description | Min. | Max. | Unit |
|---|---|---|---|---|
| $V_{DD}$ | 1.0 V core supply voltage | −0.3 | 1.2 | V |

*Operating requirement*:

| Symbol | Description | Min. | Max. | Unit |
|---|---|---|---|---|
| $V_{DD}$ | 1.0 V core supply voltage | 0.9 | 1.1 | V |

*Operating behavior* that includes a *typical value*:

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|
| $I_{WP}$ | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | µA |

Figure 11. Examples

## 5.1.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Table 28. Typical-value conditions

| Symbol | Description | Value | Unit |
|---|---|---|---|
| $T_A$ | Ambient temperature | 25 | °C |
| VDD | Supply voltage | 5.0 | V |

## 5.1.4 Relationship between ratings and operating requirements

| Fatal range

Expected permanent failure | Degraded operating range

- No permanent failure
- Possible decreased life
- Possible incorrect operation | Normal operating range

- No permanent failure
- Correct operation | Degraded operating range

- No permanent failure
- Possible decreased life
- Possible incorrect operation | Fatal range

Expected permanent failure |

*Operating rating (min.)* — *Operating requirement (min.)* — *Operating requirement (max.)* — *Operating rating (max.)*

−∞ ∞

**Operating (power on)**

| Fatal range

Expected permanent failure | Handling range

No permanent failure | Fatal range

Expected permanent failure |

*Handling rating (min.)* — *Handling rating (max.)*

−∞ ∞

**Handling (power off)**

## 5.1.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

• Never exceed any of the chip's ratings.

• During normal operation, don't exceed any of the chip's operating requirements.

• If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 5.2 Ratings

### 5.2.1 Thermal handling ratings

Table 29. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|-------------|------|------|------|-------|
| TSTG | Storage temperature | −55 | 150 | °C | [1] |
| TSDR | Solder temperature, lead-free | — | 260 | °C | [2] |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 5.2.2 Moisture handling ratings

Table 30. Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| MSL | Moisture sensitivity level | — | 3 | — | [1] |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 5.2.3 ESD handling ratings

Table 31. ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| VHBM | Electrostatic discharge voltage, human body model | − 6000 | 6000 | V | [1] |
| VCDM | Electrostatic discharge voltage, charged-device model | | | | [2] |
| | All pins except the corner pins | − 500 | 500 | V | |
| | Corner pins only | − 750 | 750 | V | |
| ILAT | Latch-up current at ambient temperature upper limit | − 100 | 100 | mA | [3] |

1. Determined according to JEDEC Standard JS001, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JS002, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 5.2.4 Voltage and current operating ratings

---
**NOTE**

Functional operating conditions appear in the "DC electrical specifications". Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.

---

Table 32. Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
|---|---|---|---|---|
| VDD | Supply voltage | −0.3 | 5.8 [1] | V |
| IDD | Digital supply current | — | 60 | mA |
| VIO | IO pin input voltage | $V_{SS} - 0.3$ | $V_{DD} + 0.3$ | V |
| $I_D$ | Instantaneous maximum current single pin limit (applies to all port pins) | −25 | 25 | mA |
| VDDA | Analog supply voltage | $V_{DD} - 0.1$ | $V_{DD} + 0.1$ | V |

1. 60s lifetime - No restrictions, i.e. the part can switch.

   10 hours lifetime - Device in reset, i.e. the part cannot switch.

## 5.3 General

### 5.3.1 Non-switching electrical specifications

#### 5.3.1.1 Voltage and current operating requirements

Table 33. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| $V_{DD}$ | Supply voltage | 2.7 | 5.5 | V | |
| $V_{DDA}$ | Analog supply voltage | 2.7 | 5.5 | V | |
| $V_{DD} - V_{DDA}$ | $V_{DD}$-to-$V_{DDA}$ differential voltage | – 0.1 | 0.1 | V | |
| $V_{SS} - V_{SSA}$ | $V_{SS}$-to-$V_{SSA}$ differential voltage | – 0.1 | 0.1 | V | |
| IICIO | DC injection current — single pin | | | | |
| | $V_{IN} < V_{SS}$ - 0.3 V (Negative current injection) | – 3 | — | mA | [1] |
| | $V_{IN} > V_{DD}$ + 0.3 V (Positive current injection) | — | + 3 | mA | |
| $I_{ICcont}$ | Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins | – 25 | + 25 | mA | |
| $V_{ODPU}$ | Open drain pullup voltage level | VDD | VDD | V | [2] |

1. All pins are internally clamped to $V_{SS}$ and $V_{DD}$ through ESD protection diodes. If $V_{IN}$ is less than $V_{SS}$ – 0.3V or greater than $V_{DD}$ + 0.3V, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=($V_{SS}$ – 0.3V–$V_{IN}$)/|I$_{ICIO}$|. The positive injection current limiting resistor is calculated as R=[$V_{IN}$–($V_{DD}$ + 0.3V)]/|I$_{ICIO}$|. The actual resistor values should be an order of magnitude higher to tolerate transient voltages.
2. Open drain outputs must be pulled to $V_{DD}$.

#### 5.3.1.2 DC electrical specifications at 3.3 V Range and 5.0 V Range

Table 34. DC electrical specifications

| Symbol | Parameter | Value | | | Unit | Notes |
|---|---|---|---|---|---|---|
| | | Min | Typ | Max | | |
| $V_{DD}$ | I/O Supply Voltage [1] @ $V_{DD}$ = 3.3 V | 2.7 | 3.3 | 4 | V | |
| | @ $V_{DD}$ = 5.0 V | 4 | — | 5.5 | V | |
| Vih | Input Buffer High Voltage | 0.7 × $V_{DD}$ | — | $V_{DD}$ + 0.3 | V | |

*Table continues on the next page...*

Table 34. DC electrical specifications (continued)

| | | | | | | |
|---|---|---|---|---|---|---|
| | @ $V_{DD}$ = 3.3 V | | | | | |
| | @ $V_{DD}$ = 5.0 V | 0.65 × $V_{DD}$ | — | $V_{DD}$ + 0.3 | V | |
| Vil | Input Buffer Low Voltage<br>@ $V_{DD}$ = 3.3 V | $V_{SS}$ − 0.3 | — | 0.3 × $V_{DD}$ | V | |
| | @ $V_{DD}$ = 5.0 V | $V_{SS}$ − 0.3 | — | 0.35 × $V_{DD}$ | V | |
| $V_{hys}$ | Input Buffer Hysteresis | 0.06 × $V_{DD}$ | — | — | V | |
| Ioh_5 | Normal drive I/O current source capability measured when pad = ($V_{DD}$ − 0.8 V)<br>@ $V_{DD}$ = 3.3 V | 2.8 | — | — | mA | |
| | @ $V_{DD}$ = 5.0 V | 4.8 | — | — | mA | |
| Iol_5 | Normal drive I/O current sink capability measured when pad = 0.8 V<br>@ $V_{DD}$ = 3.3 V | 2.4 | — | — | mA | |
| | @ $V_{DD}$ = 5.0 V | 4.4 | — | — | mA | |
| Ioh_20 | High drive I/O current source capability measured when pad = ($V_{DD}$ − 0.8 V), [2]<br>@ $V_{DD}$ = 3.3 V | 10.8 | — | — | mA | |
| | @ $V_{DD}$ = 5.0 V | 18.5 | — | — | mA | |
| Iol_20 | High drive I/O current sink capability measured when pad = 0.8 V [4]<br>@ $V_{DD}$ = 3.3 V | 10.1 | — | — | mA | |
| | @ $V_{DD}$ = 5.0 V | 18.5 | — | — | mA[3] | |
| I_leak | Hi-Z (Off state) leakage current (per pin) | — | — | 300 | nA | [5, 6] |
| $V_{OH}$ | Output high voltage | | | | | [7] |
| | Normal drive pad (2.7 V ≤ $V_{DD}$ ≤ 4.0 V, $I_{OH}$ = − 2.8 mA) | $V_{DD}$ − 0.8 | — | — | V | |
| | Normal drive pad (4.0 V ≤ $V_{DD}$ ≤ 5.5 V, $I_{OH}$ = − 4.8 mA) | $V_{DD}$ − 0.8 | — | — | V | |
| | High drive pad (2.7 V ≤ $V_{DD}$ ≤ 4.0 V, $I_{OH}$ = − 10.8 mA) | $V_{DD}$ − 0.8 | — | — | V | |
| | High drive pad (4.0 V ≤ $V_{DD}$ ≤ 5.5 V, $I_{OH}$ = − 18.5 mA) | $V_{DD}$ − 0.8 | — | — | V | |

*Table continues on the next page...*

Table 34. DC electrical specifications (continued)

| | | | | | | |
|---|---|---|---|---|---|---|
| $I_{OHT}$ | Output high current total for all ports | — | — | 100 | mA | |
| $V_{OL}$ | Output low voltage | | | | | 7 |
| | Normal drive pad (2.7 V ≤ $V_{DD}$ ≤ 4.0 V, $I_{OH}$ = − 2.8 mA) | — | — | 0.8 | V | |
| | Normal drive pad (4.0 V ≤ $V_{DD}$ ≤ 5.5 V, $I_{OH}$ = − 4.8 mA) | — | — | 0.8 | V | |
| | High drive pad (2.7 V ≤ $V_{DD}$ ≤ 4.0 V, $I_{OH}$ = − 10.8 mA) | — | — | 0.8 | V | |
| | High drive pad (4.0 V ≤ $V_{DD}$ ≤ 5.5 V, $I_{OH}$ = − 18.5 mA) | — | — | 0.8 | V | |
| $I_{OLT}$ | Output low current total for all ports | — | — | 100 | mA | |
| $I_{IN}$ | Input leakage current (per pin) for full temperature range @ $V_{DD}$ = 3.3 V | | | | | 7, 8 |
| | All pins other than high drive port pins | — | 0.002 | 0.5 | µA | |
| | High drive port pins | — | 0.004 | 0.5 | µA | |
| | Input leakage current (per pin) for full temperature range @ $V_{DD}$ = 5.5 V | | | | | |
| | All pins other than high drive port pins | — | 0.005 | 0.5 | µA | |
| | High drive port pins | — | 0.010 | 0.5 | µA | |
| $R_{PU}$ | Internal pull-up resistors @ $V_{DD}$ = 3.3 V | 20 | — | 65 | kΩ | 9 |
| | @ $V_{DD}$ = 5.0 V | 20 | — | 50 | kΩ | |
| $R_{PD}$ | Internal pull-down resistors @ $V_{DD}$ = 3.3 V | 20 | — | 65 | kΩ | 10 |
| | @ $V_{DD}$ = 5.0 V | 20 | — | 50 | kΩ | |

1. Max power supply ramp rate is 500 V/ms.
2. The value given is measured at high drive strength mode. For value at low drive strength mode see the Ioh_5 value given above.
3. The 20 mA I/O pin is capable of switching a 50 pF load at up to 40 MHz.
4. The value given is measured at high drive strength mode. For value at low drive strength mode see the Iol_5 value given above.
5. Refers to the current that leaks into the core when the pad is in Hi-Z (Off state).
6. Maximum pin leakage current at the ambient temperature upper limit.
7. PTD0, PTD1, PTD15, PTD16, PTB4, PTB5, PTE0 and PTE1 I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
8. Refers to the pin leakage on the GPIOs when they are OFF.

9.  Measured at $V_{DD}$ supply voltage = $V_{DD}$ min and input V = $V_{SS}$
10. Measured at $V_{DD}$ supply voltage = $V_{DD}$ min and input V = $V_{DD}$

### 5.3.1.3 Voltage regulator electrical characteristics



Figure 12. Pinout decoupling

Table 35. Voltage regulator electrical characteristics

| Symbol | Description | Min. | Typ. | Max. | Unit |
|--------|-------------|------|------|------|------|
| $C_{REF}$[1,] | ADC reference high decoupling capacitance | — | 100 | — | nF |
| $C_{DEC}$[2, 3] | Recommended decoupling capacitance | — | 100 | — | nF |

1.  For improved ADC performance it is recommended to use 1 nF X7R/C0G and 10 nF X7R ceramics in parallel.
2.  The capacitors should be placed as close as possible to the VREFH/VREFL pins or corresponding $V_{DD}$/$V_{SS}$ pins.
3.  The requirement and value of $C_{DEC}$ will be decided by the device application requirement.

### 5.3.1.4 LVR, LVD and POR operating requirements

Table 36. $V_{DD}$ supply LVR, LVD and POR operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------|-------------|------|------|------|------|-------|
| $VPOR$ | Rising and Falling $V_{DD}$ POR detect voltage | 1.1 | 1.572 | 2.0 | V | |
| $V_{LVRX}$ | LVRX falling threshold (RUN and STOP modes) | 2.53 | 2.58 | 2.64 | V | |
| $V_{LVRX\_HYST}$ | LVRX hysteresis | — | 45 | — | mV | |
| $V_{LVRX\_LP}$ | LVRX falling threshold (VLPS/VLPR modes) | 1.97 | 2.12 | 2.44 | V | |
| $V_{LVRX\_LP\_HYST}$ | LVRX hysteresis (VLPS/VLPR modes) | — | 40 | — | mV | |
| $V_{LVD}$ | Falling low-voltage detect threshold | 2.8 | 2.88 | 3 | V | |
| $V_{LVD\_HYST}$ | LVD hysteresis | — | 50 | — | mV | [1] |

*Table continues on the next page...*

**Table 36. $V_{DD}$ supply LVR, LVD and POR operating requirements (continued)**

| $V_{LVW}$ | Falling low-voltage warning threshold | 4.19 | 4.31 | 4.5 | V | |
| $V_{LVW\_HYST}$ | LVW hysteresis | | 68 | | mV | [1] |
| $V_{BG}$ | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | |

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

### 5.3.1.5 Power mode transition operating behaviors

**Table 37. Power mode transition operating behaviors**

| Description | System Clock | Core, Bus, Flash frequency (MHz) | Min. | Typ. [1] | Max. [2] | Unit |
|---|---|---|---|---|---|---|
| STOP→RUN | FIRC | 48, 24, 24 | — | 7.86 | 14.58 | μs |
| STOP→RUN | FLL | 72, 24, 24 | — | 8.13 | 15.4 | μs |
| VLPS→RUN | FIRC | 48, 24, 24 | — | 7.85 | 14.7 | μs |
| VLPS→RUN | FLL | 72, 24, 24 | — | 10.57 | 19.07 | μs |
| RUN→HSRUN | FLL | 72, 24, 24→96, 24, 24 | — | 4.03 | 6.85 | μs |
| HSRUN→RUN | FLL | 96, 24, 24→72, 24, 24 | — | 714 | 1165 | ns |
| RUN→VLPR | FLL→SIRC | 72, 24, 24→4, 1, 1 | — | 14.68 | 15.57 | μs |
| VLPR→RUN | SIRC→FIRC | 4, 1, 1→48, 24, 24 | — | 23.32 | 35.45 | μs |
| VLPR→RUN | SIRC→FLL | 4, 1, 1→72, 24, 24 | — | 26.86 | 38.71 | μs |
| WAIT→RUN | FIRC | 48, 24, 24 | — | 618 | 726 | ns |
| WAIT→RUN | FLL | 72, 24, 24 | — | 470 | 568 | ns |
| VLPW→VLPR | SIRC | 4, 1, 1 | — | 20.31 | 28.07 | μs |
| VLPS→VLPR | SIRC | 4, 1, 1 | — | 17.78 | 24.38 | μs |
| VLPW→RUN | FIRC (reset value) | 48, 24, 24 (reset value) | — | 100.230 | 114.710 | μs |
| tPOR[3] | FIRC (reset value) | 48, 24, 24 (reset value) | — | 86.610 | 108.12 | μs |

1. Typical value is the average of values tested at Temperature = 25 ℃ and $V_{DD}$ = 3.3 V.
2. Max value is mean + 6 × sigma of tested values at the worst case of ambient temperature range and $V_{DD}$ 2.7 V to 5.5 V.
3. After a POR event, the amount of time from the point $V_{DD}$ reaches the reference voltage 2.7 V to execution of the first instruction, across the operating temperature range of the chip.

### 5.3.1.6 Power consumption

Table 38 shows the power consumption targets for the device in various modes of operations.

NOTE

The maximum values stated in the table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Specifications below only inculde power rails of the MCU (VDD, VDDA, and VREFH).

Table 38. Power consumption operating behaviors

| Mode | Symbol | Clock Configuration | Description | Temperature | Min | Typ | Max[1] | Unit |
|------|--------|------|-------------|-------------|-----|-----|-----|------|
| HSRUN | $I_{DD\_HSRUN}$ | LPFLL | Running CoreMark in Flash in **Compute Operation** mode. Core at 96 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 12.97 | 13.26 | mA |
| | | | | 105 ℃ | — | 13.63 | 14.09 | |
| | | LPFLL | Running CoreMark in Flash, all peripheral clock disabled. Core at 96 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 13.59 | 13.9 | mA |
| | | | | 105 ℃ | — | 14.29 | 14.77 | |
| | | LPFLL | Running CoreMark in Flash, all peripheral clock enabled. Core at 96 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 17.04 | 17.42 | mA |
| | | | | 105 ℃ | — | 17.75 | 18.35 | |
| | | LPFLL | Running While (1) loop in Flash, all peripheral clock disabled. Core at 96 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 10.2 | 10.43 | mA |
| | | | | 105 ℃ | — | 10.84 | 11.2 | |
| | | LPFLL | Running While (1) loop in Flash, all peripheral clock enabled. Core at 96 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 13.65 | 13.96 | mA |
| | | | | 105 ℃ | — | 14.33 | 14.81 | |
| RUN | $I_{DD\_RUN}$ | LPFLL | Running CoreMark in Flash in **Compute Operation** mode. Core at 72 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 9.75 | 10 | mA |
| | | | | 105 ℃ | — | 10.33 | 10.69 | |
| | | LPFLL | Running CoreMark in Flash all peripheral clock disabled. Core at 72 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 10.12 | 10.38 | mA |
| | | | | 105 ℃ | — | 10.61 | 10.98 | |
| | | LPFLL | Running CoreMark in Flash, all peripheral clock enabled. Core at 72 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 12.1 | 12.41 | mA |
| | | | | 105 ℃ | — | 12.65 | 13.09 | |
| | | LPFLL | Running While (1) loop in Flash, all peripheral clock disabled. | 25 ℃ | — | 7.94 | 8.15 | mA |
| | | | | 105 ℃ | — | 8.47 | 8.76 | |

*Table continues on the next page...*

Table 38. Power consumption operating behaviors (continued)

| | | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| | | | Core at 72 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | | | | | |
| | | LPFLL | Running While (1) loop in Flash all peripheral clock enabled.<br><br>Core at 72 MHz , bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 10.31 | 10.58 | mA |
| | | | | 105 ℃ | — | 10.88 | 11.26 | |
| | | IRC48 | Running CoreMark in Flash in **Compute Operation** mode.<br><br>Core at 48 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 7.71 | 7.85 | mA |
| | | | | 105 ℃ | — | 8.22 | 8.58 | |
| | | IRC48 | Running CoreMark in Flash all peripheral clock disabled.<br><br>Core at 48 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 8.64 | 8.79 | mA |
| | | | | 105 ℃ | — | 9.13 | 9.53 | |
| | | IRC48 | Running CoreMark in Flash, all peripheral clock enabled.<br><br>Core at 48 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 10.4 | 10.58 | mA |
| | | | | 105 ℃ | — | 10.9 | 11.38 | |
| | | IRC48 | Running While (1) loop in Flash, all peripheral clock disabled.<br><br>Core at 48 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 6.43 | 6.54 | mA |
| | | | | 105 ℃ | — | 6.9 | 7.2 | |
| | | IRC48 | Running While (1) loop in Flash, all peripheral clock enabled.<br><br>Core at 48 MHz, bus at 24 MHz, flash at 24 MHz, VDD = 5 V | 25 ℃ | — | 8.2 | 8.35 | mA |
| | | | | 105 ℃ | — | 8.67 | 9.05 | |
| VLPR | $I_{DD\_VLPR}$ | IRC8M | Very Low Power Run Core Mark in Flash in **Compute Operation** mode.<br><br>Core at 4 MHz, bus at1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 924 | 951 | µA |
| | | IRC8M | Very Low Power Run Core Mark in Flash all peripheral clock disabled.<br><br>Core at 4 MHz, bus at1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 972 | 1001 | |
| | | IRC8M | Very Low Power Run Core Mark in Flash all peripheral clock enabled.<br><br>Core at 4 MHz, bus at1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 1092 | 1124 | |

*Table continues on the next page...*

Table 38. Power consumption operating behaviors (continued)

| | | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| | | IRC8M | Very Low Power Run While (1) loop in Flash all peripheral clock disabled. Core at 4 MHz, bus at1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 702 | 723 | |
| | | IRC8M | Very Low Power Run While (1) loop in Flash all peripheral clock enabled. Core at 4 MHz, bus at 1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 822 | 846 | |
| | | IRC2M | Very Low Power Run While (1) loop in Flash all peripheral clock disabled. Core at 2 MHz, bus at 1 MHz, flash at1 MHz, VDD = 5 V | 25 ℃ | — | 577 | 600 | |
| | | IRC2M | Very Low Power Run While (1) loop in Flash all peripheral clock enabled. Core at 2 MHz, bus at 1 MHz, flash at 1 MHz, VDD = 5 V | 25 ℃ | — | 648 | 674 | |
| WAIT | $I_{DD\_WAIT}$ | LPFLL | core disabled, system at 72 MHz, bus at 24 MHz, flash disabled (**flash doze enabled**), VDD = 5 V, all peripheral clocks disabled | 25 ℃ | — | 5.88 | 6 | mA |
| | | IRC48M | core disabled, system at 48 MHz, bus at 24 MHz, flash disabled (**flash doze enabled**), VDD = 5 V, all peripheral clocks disabled | 25 ℃ | — | 4.8 | 4.89 | |
| VLPW | $I_{DD\_VLPW}$ | IRC8M | Very Low Power Wait current, core disabled system at 4 MHz, bus and flash at 1 MHz, all peripheral clocks disabled, VDD = 5 V | 25 ℃ | — | 642 | 665 | µA |
| | | IRC2M | Very Low Power Wait current, core disabled system at 2 MHz, bus and flash at 1 MHz, all peripheral clocks disabled, VDD = 5 V | 25 ℃ | — | 547 | 572 | |
| STOP | $I_{DD\_STOP}$ | - | Stop mode current, VDD = 5 V, bias enabled[2], clock bias disabled[3], all peripheral clocks disabled | 25 ℃ and below | — | 26 | 40 | µA |
| | | | | 50 ℃ | — | 30.1 | 45.9 | |
| | | | | 85 ℃ | — | 59.7 | 91 | |
| | | | | 105 ℃ | — | 104.1 | 158.7 | |

*Table continues on the next page...*

Table 38. Power consumption operating behaviors (continued)

| STOP | $I_{DD\_STOP}$ | - | Stop mode current, VDD = 5V, bias enabled[2], clock bias disabled[3], all peripheral clocks disabled | 25 °C and below | — | 22.7 | 35 | µA |
|------|----------------|---|----|-----------------|---|-------|-------|----|
|      |                |   |    | 50 °C           | — | 28    | 42.7  |    |
|      |                |   |    | 85 °C           | — | 56.8  | 86.6  |    |
|      |                |   |    | 105 °C          | — | 101   | 153.9 |    |
| VLPS | $I_{DD\_VLPS}$ | - | Very Low Power Stop current, VDD = 5 V, bias enable[4], clock bias enabled[3], all peripheral clocks disabled | 25 °C and below | — | 26    | 36.9  | µA |
|      |                |   |    | 50 °C           | — | 31.2  | 47.5  |    |
|      |                |   |    | 85 °C           | — | 59.9  | 91.2  |    |
|      |                |   |    | 105 °C          | — | 102.5 | 156.1 |    |
| VLPS | $I_{DD\_VLPS}$ | - | Very Low Power Stop current, VDD = 5 V, bias enable4[2], clock bias disabled[3], all peripheral clocks disabled | 25 °C and below | — | 22.7  | 32.2  | µA |
|      |                |   |    | 50 °C           | — | 27.9  | 42.5  |    |
|      |                |   |    | 85 °C           | — | 56.8  | 86.5  |    |
|      |                |   |    | 105 °C          | — | 99.7  | 151.9 |    |

1. These values are based on characterization of typical samples, but not covered by test limits in production.
2. PMC_REGSC[BIASEN] is the control bit to enable or disable bias under low power mode.
3. PMC_REGSC[CLKBIASDIS] is the control bit to enable or disable clock bias under STOP / VLPS mode.

---
**NOTE**

CoreMark benchmark compiled using IAR 9.40 with optimization level high, optimized for balanced.

---

### 5.3.1.6.1 Low power mode peripheral current adder — typical value

Table 39. Low power mode peripheral current adder — typical value

| Symbol | Description | Typical |
|--------|-------------|---------|
| $I_{LPTMR}$ | LPTMR peripheral adder measured by placing the device in VLPS mode with LPTMR enabled using LPO. Includes LPO power consumption. | 366 nA |
| $I_{CMP}$ | CMP peripheral adder measured by placing the device in VLPS mode with CMP enabled using the 8-bit DAC and a single external input for compare. 8-bit DAC enabled with half VDDA voltage, low speed mode. Includes 8-bit DAC power consumption. | 16 µA |
| $I_{LPUART}$ | LPUART peripheral adder measured by placing the device in VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption (SIRC 8 MHz). | 79 µA |

*Table continues on the next page...*

**Table 39. Low power mode peripheral current adder — typical value (continued)**

| | | |
|---|---|---|
| $I_{FTM}$ | FTM peripheral adder measured by placing the device in VLPW mode with selected clock source, outputting the edge aligned PWM of 100 Hz frequency. | 45 µA |
| $I_{ADC}$ | ADC peripheral adder combining the measured values at VDD and VDDA by placing the device in VLPS mode. ADC is configured for low power mode using SIRC clock source, 8-bit resolution and continuous conversions. | 591 µA |
| $I_{LPI2C}$ | LPI2C peripheral adder measured by placing the device in VLPS mode with selected clock source sending START and Slave address, waiting for RX data. Includes the DMA power consumption. | 179 µA |
| $I_{LPIT}$ | LPIT peripheral adder measured by placing the device in VLPS mode with internal SIRC 8 MHz enabled in Stop mode. Includes selected clock source power consumption. | 18 µA |
| $I_{LPSPI}$ | LPSPI peripheral adder measured by placing the device in VLPS mode with selected clock source, output data on SOUT pin with SCK 500 kbit/s. Includes the DMA power consumption. | 565 µA |
| $I_{TSI}$ | TSI self-cap mode:<br><br>TSI peripheral adder measured by placing the device in VLPS mode, switching frequency of TSI self-cap mode is configured to 1 MHz. TSI self-cap mode scans continuously with a 1 ms time period. | 184.8 µA |
| | TSI mutual-cap mode:<br><br>TSI peripheral adder measured by placing the device in VLPS mode, switching frequency of TSI mutual-cap mode is configured to 1 MHz. TSI mutual-cap mode scans continuously with a 1 ms time period. | 285.6 µA |
| $I_{SCI}$ | SCI peripheral adder measured by placing the device in wait mode with bus clock waiting for RX data at 115200 baud rate. | 36.6 µA |
| $I_{RTC}$ | RTC peripheral adder measured by placing the device in VLPS mode with LPO 1 kHz enabled by means of the RTC_CR[LPOS] bit and the RTC counter enabled. It includes LPO power consumption. | 3.07 µA |

### 5.3.1.6.2 Diagram: Typical IDD_HSRUN, IDD_RUN, IDD_VLPR operating behavior

The following data are measured under these conditions:

- SCG in SOSC for HSRun, Run, and VLPR modes
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALL Disable curve, all peripheral clocks are disabled except FTFE
- Running while (1) loop in Flash

Figure 13.  HSRun mode supply current vs. core frequency



Figure 14.  Run mode supply current vs. core frequency

Figure 15.  VLPR mode supply current vs. core frequency

### 5.3.1.7  EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components, and MCU software operation play a significant role in the EMC performance. The system designer can consult the following applications notes, available on http://www.nxp.com for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller- Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU- Based Systems

#### 5.3.1.7.1  EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

#### 5.3.1.7.2  Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions.

1. Go to http://www.nxp.com.
2. Perform a keyword search for "EMC design".
3. Select the "Documents" category and find the application notes.

### 5.3.1.8  Capacitance attributes

Table 40.  Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|--------|-------------|------|------|------|

*Table continues on the next page...*

## Table 40. Capacitance attributes (continued)

| | | | | |
|---|---|---|---|---|
| $C_{IN\_A}$ | Input capacitance: analog pins | — | 7 | pF |
| $C_{IN\_D}$ | Input capacitance: digital pins | — | 7 | pF |

**NOTE**

Please see External Oscillator electrical specifications for EXTAL/XTAL pins.

## 5.3.2 Switching specifications

### 5.3.2.1 Device clock specifications

Table 41. Device clock specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| HSRUN mode | | | | | |
| $f_{SYS}$ | System and core clock | — | 96 | MHz | |
| $f_{BUS}$ | Bus clock | — | 24 | MHz | |
| $f_{FLASH}$ | Flash clock | — | 24 | MHz | |
| Normal run mode | | | | | |
| $f_{SYS}$ | System and core clock | — | 72 | MHz | |
| $f_{BUS}$ | Bus clock | — | 24 | MHz | |
| $f_{FLASH}$ | Flash clock | — | 24 | MHz | |
| $f_{LPTMR}$ | LPTMR clock | — | 48 | MHz | |
| VLPR / VLPW mode[1] | | | | | |
| $f_{SYS}$ | System and core clock | — | 4 | MHz | |
| $f_{BUS}$ | Bus clock | — | 1 | MHz | |
| $f_{FLASH}$ | Flash clock | — | 1 | MHz | |
| $f_{ERCLK}$ | External reference clock | — | 16 | MHz | |
| $f_{LPTMR}$ | LPTMR clock | — | 13 | MHz | |

1. The frequency limitations in VLPR / VLPW mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2.2 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.

Figure 16. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- $C_L$ = 30 pF loads
- Normal drive strength

### 5.3.2.3 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, LPUART, SCI, and timers.

Table 42. General switching specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path | 1.5 | — | Bus clock cycles | 1, 2 |
| | External RESET and NMI pin interrupt pulse width — Asynchronous path | 100 | — | ns | 3 |
| | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path | 50 | — | ns | 4 |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.

### 5.3.2.4 AC specifications at 3.3 V range

Table 43. Supply voltage range

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| I/O Supply Voltage | Vdd[1] | 2.7 | | 4 | V |

1. Max power supply ramp rate is 500 V/ms.

Table 44. Functional pad AC specifications

| Name | Prop Delay (ns) [1] | Rise/Fall Edge (ns) [2] | | Drive Load (pF) |
|---|---|---|---|---|
| | Max | Min | Max | |
| Normal drive I/O pad | 17.5 | 5 | 17 | 25 |
| | 28 | 9 | 32 | 50 |
| High drive I/O pad CMOS Input [3] | 19 | 5 | 17 | 25 |
| | 26 | 9 | 33 | 50 |
| | 4 | 1.2 | 3 | 0.5 |

1. Propagation delay measured from 50% of core side input to 50% of the output.
2. Edges measured using 20% and 80% of the VDD supply.
3. Input slope = 2 ns.

---
NOTE

All measurements were taken accounting for 150 mV drop across VDD and VSS.

---

### 5.3.2.5 AC specifications at 5 V range

Table 45. I/O supply voltage range

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| I/O Supply Voltage | Vdd [1] | 4 | | 5.5 | V |

1. Max power supply ramp rate is 500 V/ms

Table 46. Functional pad AC specifications

| Name | Prop Delay (ns) [1] | Rise/Fall Edge (ns) [2] | | Drive Load (pF) |
|---|---|---|---|---|
| | Max | Min | Max | |
| Normal drive I/O pad | 12 | 3.6 | 10 | 25 |
| | 18 | 8 | 17 | 50 |
| High drive I/O pad CMOS Input [3] | 13 | 3.6 | 10 | 25 |
| | 19 | 8 | 19 | 50 |
| | 3 | 1.2 | 2.8 | 0.5 |

1. As measured from 50% of core side input to 50% of the output.
2. Edges measured using 20% and 80% of the VDD supply.
3. Input slope = 2 ns.

---
NOTE

All measurements were taken accounting for 150 mV drop across VDD and VSS.

---

## 5.3.3  Thermal specifications

### 5.3.3.1  Thermal operating requirements

Table 47.  Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|
| $T_J$ | Die junction temperature | –40 | 125 | °C | |
| $T_A$ | Ambient temperature | –40 | 105 | °C | [1] |

1. Maximum $T_A$ can be exceeded only if the user ensures that $T_J$ does not exceed maximum $T_J$. The simplest method to determine $T_J$ is: $T_J = T_A + R_{\theta JA}$ × chip power dissipation.

### 5.3.3.2  Thermal attributes

#### 5.3.3.2.1  Description

The tables in the following sections describe the thermal characteristics of the device.

NOTE

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting side (board) temperature, ambient temperature, air flow, power dissipation or other components on the board, and board thermal resistance.

#### 5.3.3.2.2  Thermal characteristics for the 100-pin LQFP package

Table 48.  Thermal characteristics for the 100-pin LQFP package

| Rating | Board Type [1] | Symbol | Value | Unit |
|---|---|---|---|---|
| Junction to Ambient Thermal Resistance | JESD51-7, 2s2p | $R_{\theta JA}$ | 47 | °C/W |
| Junction-to-Top of Package Thermal Characterization Parameter [2] | JESD51-7, 2s2p | $\Psi_{JT}$ | 0.6 | °C/W |

1. Thermal test board meets JEDEC specification for this package (JESD51-7).
2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.

#### 5.3.3.2.3  Thermal characteristics for the 64-pin LQFP package

Table 49.  Thermal characteristics for the 64-pin LQFP package

| Rating | Board Type [1] | Symbol | Value | Unit |
|---|---|---|---|---|
| Junction to Ambient Thermal Resistance | JESD51-7, 2s2p | $R_{\theta JA}$ | 52 | °C/W |

*Table continues on the next page...*

**Table 49. Thermal characteristics for the 64-pin LQFP package (continued)**

| Junction-to-Top of Package Thermal Characterization Parameter [2] | JESD51-7, 2s2p | $\Psi_{JT}$ | 3 | °C/W |
|---|---|---|---|---|
| Junction to Case Thermal Resistance [3] | JESD51-7, 1s | $R_{\theta JC}$ | 20 | °C/W |

1. Thermal test board meets JEDEC specification for this package (JESD51-7).
2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.
3. Junction-to-Case thermal resistance determined using an isothermal cold plate. Case temperature refers to the mold surface temperature at the package top side dead centre.

### 5.3.3.2.4 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, $T_J$, can be obtained from this equation: $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

- $T_A$ = ambient temperature for the package (°C)

- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

- $P_D$ = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in the following equation as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

- $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

- $R_{\theta JC}$ = junction to case thermal resistance (°C/W)

- $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ($\Psi_{JT}$) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$T_J = T_T + (\Psi_{JT} \times P_D)$

where:

- $T_T$ = thermocouple temperature on top of the package (°C)

- $\Psi_{JT}$ = thermal characterization parameter (°C/W)

- $P_D$ = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 5.4  Peripheral operating requirements and behaviors

### 5.4.1  System modules

There are no specifications necessary for the device's system modules.

### 5.4.2  Clock interface modules

### 5.4.2.1 Oscillator electrical specifications

#### 5.4.2.1.1 External Oscillator electrical specifications



Figure 17. Oscillator connections scheme (OSC)

NOTE:
1. 1M Feedback resistor is needed only for HG mode.

---

**NOTE**

Data values in the following "External Oscillator electrical specifications" tables are from simulation.

---

Table 50. External Oscillator electrical specifications (OSC)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------|-------------|------|------|------|------|-------|
| $V_{DD}$ | Supply voltage | 2.7 | — | 5.5 | V | |
| $I_{DDOSC}$ | Supply current — low-gain mode (low-power mode) (HGO=0) | | | | | |
| | 4 MHz | — | 200 | — | µA | |

*Table continues on the next page...*

Table 50. External Oscillator electrical specifications (OSC) (continued)

| | | | | | | |
|---|---|---|---|---|---|---|
| | 8 MHz | — | 300 | — | μA | |
| | 16 MHz | — | 1.2 | — | mA | |
| | 24 MHz | — | 1.6 | — | mA | |
| | 32 MHz | — | 2 | — | mA | |
| | 40 MHz | — | 2.6 | — | mA | |
| $I_{DDOSC}$ | Supply current — high-gain mode (HGO=1) | | | | | [1] |
| | 32 kHz | — | 25 | — | μA | |
| | 4 MHz | — | 1 | — | mA | |
| | 8 MHz | — | 1.2 | — | mA | |
| | 16 MHz | — | 3.5 | — | mA | |
| | 24 MHz | — | 5 | — | mA | |
| | 32 MHz | — | 5.5 | — | mA | |
| | 40 MHz | — | 6 | — | mA | |
| $g_{mXOSC}$ | Fast external crystal oscillator transconductance | | | | | |
| | SCG_SOSCCFG[RANGE] = 01b for Low Frequency Range, High Gain (32 kHz) | 15 | — | 45 | μA / V | |
| | SCG_SOSCCFG[RANGE] = 10b for Medium Frequency Range (4-8 MHz) | 2.2 | — | 9.7 | mA / V | |
| | SCG_SOSCCFG[RANGE] = 11b for High Frequency Range (8-40 MHz) | 16 | — | 37 | mA / V | |
| $V_{IH}$ | Input high voltage — EXTAL pin in external clock mode | 1.75 | — | $V_{DD}$ | V | |
| $V_{IL}$ | Input low voltage — EXTAL pin in external clock mode | $V_{SS}$ | — | 1.20 | V | |
| $C_1$ | EXTAL load capacitance | — | — | — | | |
| $C_2$ | XTAL load capacitance | — | — | — | | [2] |
| $R_F$ | Feedback resistor | | | | | [3] |
| | Low-frequency, high-gain mode (32 kHz) | — | 10 | — | MΩ | |

*Table continues on the next page...*

**Table 50. External Oscillator electrical specifications (OSC) (continued)**

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| | | Medium/high-frequency, low-gain mode (low-power mode) (4-8 MHz, 8-40 MHz) | — | — | — | MΩ | |
| | | Medium/high-frequency, high-gain mode (4-8 MHz, 8-40 MHz) | — | 1 | — | MΩ | |
| $R_S$ | Series resistor | | | | | | |
| | | Low-frequency, high-gain mode (32 kHz) | — | 200 | — | kΩ | |
| | | Medium/high-frequency, low-gain mode (low-power mode) (4-8 MHz, 8-40 MHz) | — | 0 | — | kΩ | |
| | | Medium/high-frequency, high-gain mode (4-8 MHz, 8-40 MHz) | — | 0 | — | kΩ | |
| Vpp | Peak-to-peak amplitude of oscillation (oscillator mode) | | | | | | [4] |
| | | Low-frequency, high-gain mode | — | 3.3 | — | V | |
| | | Medium/high-frequency, low-gain mode | — | 1.0 | — | V | |
| | | Medium/high-frequency, high-gain mode | — | 3.3 | — | V | |

1. Measured at $V_{DD}$ = 5 V, Temperature = 25 °C. The current consumption is according to the crystal or resonator, loading capacitance.
2. C1 and C2 must be provided by external capacitors and their load capacitance depends on the crystal or resonator manufacturers' recommendation. Please check the crystal datasheet for the recommended values. And also consider the parasitic capacitance of package and board.
3. When low power mode is selected, $R_F$ is integrated and must not be attached externally.
4. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 5.4.2.1.2 External Oscillator electrical specifications

**Table 51. External Oscillator frequency specifications (OSC)**

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---|---|---|---|---|---|---|
| $f_{osc\_lo}$ | Oscillator crystal or resonator frequency — Low Frequency, High Gain Mode | 32 | — | 40 | kHz | |
| $f_{osc\_me}$ | Oscillator crystal or resonator frequency — Medium Frequency | 4 | — | 8 | MHz | |
| $f_{osc\_hi}$ | Oscillator crystal or resonator frequency — High Frequency | 8 | — | 40 | | |
| $t_{dc\_extal}$ | Input clock duty cycle (external clock mode) | 40 | 50 | 60 | % | |
| $f_{ec\_extal}$ | Input clock frequency (external clock mode) | — | — | 50 | MHz | |

*Table continues on the next page...*

**Table 51. External Oscillator frequency specifications (OSC) (continued)**

| | | | | | | |
|---|---|---|---|---|---|---|
| t_cst | Crystal startup time — 32 kHz Low Frequency, High-Gain Mode | — | 500 | — | ms | [1] |
| | Crystal startup time — 8 MHz Medium Frequency, Low-Power Mode | — | 1.5 | — | | |
| | Crystal startup time — 8 MHz Medium Frequency, High-Gain Mode | — | 2.5 | — | | |
| | Crystal startup time — 40 MHz High Frequency, Low-Power Mode | — | 2 | — | | |
| | Crystal startup time — 40 MHz High Frequency, High-Gain Mode | — | 2.5 | — | | |

1. The start-up measured after 4096 cycles. Proper PC board layout procedures must be followed to achieve specifications.

### 5.4.2.2 System Clock Generation (SCG) specifications

#### 5.4.2.2.1 Fast internal RC Oscillator (FIRC) electrical specifications

**Table 52. Fast internal RC Oscillator (FIRC) electrical specifications**

| Symbol | Parameter | Value | | | Unit |
|---|---|---|---|---|---|
| | | Min. | Typ. | Max. | |
| $F_{FIRC}$ | Fast internal reference frequency | — | 48 | — | MHz |
| $I_{VDD}$ | Supply current | — | 400 | 500 | µA |
| $F_{Untrimmed}$ | IRC frequency (untrimmed) | $F_{IRC} \times (1-0.3)$ | — | $F_{IRC} \times (1+0.3)$ | MHz |
| $\Delta F_{OL}$ | Open loop total deviation of IRC frequency over voltage and temperature[1] | | | | |
| | Regulator enable | — | ±0.5 | ±1 | %$F_{FIRC}$ |
| $T_{Startup}$ | Startup time | | — | 3 | µs[2] |
| $T_{JIT}$ | Period jitter (RMS) | — | 35 | 150 | ps |

1. The limit is respected across process, voltage and full temperature range.
2. Startup time is defined as the time between clock enablement and clock availability for system use.

#### 5.4.2.2.2 Slow internal RC oscillator (SIRC) electrical specifications

**Table 53. Slow internal RC oscillator (SIRC) electrical specifications**

| Symbol | Parameter | Value | | | Unit |
|---|---|---|---|---|---|
| | | Min. | Typ. | Max. | |

*Table continues on the next page...*

Table 53. Slow internal RC oscillator (SIRC) electrical specifications (continued)

| $F_{SIRC}$ | Slow internal reference frequency | — | 2<br>8 | — | MHz |
|---|---|---|---|---|---|
| $I_{VDD}$ | Supply current | — | 23 | — | µA |
| $F_{Untrimmed}$ | IRC frequency (untrimmed) | — | — | — | MHz |
| $\Delta F_{OL}$ | Open loop total deviation of IRC frequency over voltage and temperature[1] | | | | |
| | Regulator enable | — | — | ±3 | $\%F_{SIRC}$ |
| $T_{Startup}$ | Startup time | — | 6 | — | µs[2] |

1. The limit is respected across process, voltage and full temperature range.
2. Startup time is defined as the time between clock enablement and clock availability for system use.

### 5.4.2.2.3  Low Power Oscillator (LPO) electrical specifications

Table 54. Low Power Oscillator (LPO) electrical specifications

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|
| $F_{LPO}$ | Internal low power oscillator frequency | 113 | 128 | 139 | kHz |
| $I_{LPO}$ | Current consumption | 1 | 3 | 7 | µA |
| $T_{startup}$ | Startup Time | — | — | 20 | µs |

### 5.4.2.2.4  LPFLL electrical specifications

Table 55. LPFLL electrical specifications

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|
| $I_{avg}$ | Power consumption | — | 250 | — | µA |
| $T_{start}$ | Start-up time | — | 3.6 | — | µs |
| $\Delta F_{ol}$ | Frequency accuracy over temperature and voltage in open loop after process trimmed | −10 | — | 10 | % |
| $\Delta F_{cl}$ | Frequency accuracy in closed loop | −1 [1] | — | 1[1] | % |

1. $\Delta F_{cl}$ is dependent on reference clock accuracy. For example, if locked to crystal oscillator, $\Delta F_{cl}$ is typically limited by trimming ability of the module itself; if locked to other clock source which has 3% accuracy, then $\Delta F_{cl}$ can only be ±3%.

### 5.4.3  Memories and memory interfaces

### 5.4.3.1  Flash memory module (FTFE) electrical specifications

This section describes the electrical characteristics of the flash memory module (FTFE).

#### 5.4.3.1.1  Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 56.  NVM program/erase timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------|-------------|------|------|------|------|-------|
| $t_{hvpgm8}$ | Program Phrase high-voltage time | — | 7.5 | 18 | µs | — |
| $t_{hversscr}$ | Erase Flash Sector high-voltage time | — | 13 | 113 | ms | [1] |
| $t_{hversblk512k}$ | Erase Flash Block high-voltage time for 512 KB | — | 416 | 3616 | ms | [1] |

1.  Maximum time based on expectations at cycling end-of-life.

#### 5.4.3.1.2  Flash timing specifications — command

Table 57.  Flash command timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------|-------------|------|------|------|------|-------|
| $t_{rd1blk512k}$ | Read 1s Block execution time<br>• 512 KB program flash | — | — | 1.8 | ms | — |
| $t_{rd1sec2k}$ | Read 1s Section execution time (2 KB flash) | — | — | 75 | µs | [1] |
| $t_{pgmchk}$ | Program Check execution time | — | — | 95 | µs | [1] |
| $t_{rdrsrc}$ | Read Resource execution time | — | — | 40 | µs | [1] |
| $t_{pgm8}$ | Program Phrase execution time | — | 90 | 150 | µs | — |
| $t_{ersblk512k}$ | Erase Flash Block execution time<br>• 512 KB program flash | — | 435 | 3700 | ms | [2] |
| $t_{ersscr}$ | Erase Flash Sector execution time | — | 15 | 115 | ms | [2] |
| $t_{pgmsec1k}$ | Program Section execution time (1 KB flash) | — | 5 | — | ms | — |
| $t_{rd1allx}$ | Read 1s All Blocks execution time | — | — | 2.2 | ms | — |
| $t_{rdonce}$ | Read Once execution time | — | — | 30 | µs | [1] |
| $t_{pgmonce}$ | Program Once execution time | — | 90 | — | µs | — |
| $t_{ersall}$ | Erase All Blocks execution time | — | 500 | 4200 | ms | [2] |
| $t_{vfykey}$ | Verify Backdoor Access Key execution time | — | — | 30 | µs | [1] |
| $t_{ersallu}$ | Erase All Blocks Unsecure execution time | — | 500 | 4200 | ms | [2] |

1.  Assumes 25 MHz or greater flash clock frequency.
2.  Maximum times for erase parameters based on expectations at cycling end-of-life.

### 5.4.3.1.3 Flash high voltage current behaviors

Table 58. Flash high voltage current behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | — | 3.5 | 7.5 | mA |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation | — | 1.5 | 4.0 | mA |

### 5.4.3.1.4 Reliability specifications

Table 59. NVM reliability specifications

| Symbol | Description | Min. | Typ. [1] | Max. | Unit | Notes |
|---|---|---|---|---|---|---|
| | Program Flash | | | | | |
| $t_{nvmretp10k}$ | Data retention after up to 10 K cycles | 5 | 50 | — | years | — |
| $t_{nvmretp1k}$ | Data retention after up to 1 K cycles | 20 | 100 | — | years | — |
| $n_{nvmcycp}$ | Cycling endurance | 10 K | 50 K | — | cycles | [2] |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40 \ °C \le T_j \le 125 \ °C$.

### 5.4.4 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 5.4.5 Analog

#### 5.4.5.1 ADC electrical specifications

##### 5.4.5.1.1 12-bit ADC operating conditions

Table 60. 12-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. [1] | Max. | Unit | Notes |
|---|---|---|---|---|---|---|---|
| $V_{DDA}$ | Supply voltage | Absolute | 2.7 | — | 5.5 | V | |
| $\Delta V_{DDA}$ | Supply voltage | Delta to $V_{DD}$ ($V_{DD} - V_{DDA}$) | -100 | 0 | +100 | mV | |
| $\Delta V_{SSA}$ | Ground voltage | Delta to $V_{SS}$ ($V_{SS} - V_{SSA}$) | -100 | 0 | +100 | mV | [2] |

*Table continues on the next page...*

Table 60.  12-bit ADC operating conditions (continued)

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| $V_{REFH}$ | ADC reference voltage high | | 2.5 | $V_{DDA}$ | $V_{DDA}$ + 100m | V | |
| $V_{REFL}$ | ADC reference voltage low | | − 100 | 0 | 100 | mV | [3] |
| $V_{ADIN}$ | Input voltage | | $V_{REFL}$ | — | $V_{REFH}$ | V | |
| $R_S$ | Source impedance | $f_{ADCK}$ < 4 MHz | — | — | 5 | kΩ | |
| $R_{SW1}$ | Channel Selection Switch Impedance | | — | 0.5 | 1.2 | kΩ | |
| $R_{AD}$ | Sampling Switch Impedance | | — | 2 | 5 | kΩ | |
| $C_{P1}$ | Pin Capacitance | | — | 3 | — | pF | |
| $C_{P2}$ | Analog Bus Capacitance | | — | — | 5 | pF | |
| $C_S$ | Sampling capacitance | | — | 4 | 5 | pF | |
| $f_{ADCK}$ | ADC conversion clock frequency | | 2 | 40 | 50 | MHz | [4, 5] |
| $C_{rate}$ | ADC conversion rate | No ADC hardware averaging [6] Continuous conversions enabled, subsequent conversion time | 20 | — | 1200 | Ksps | [7] |

1.  Typical values assume $V_{DDA}$ = 5 V, Temp = 25 °C, $f_{ADCK}$ = 40 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2.  DC potential difference.
3.  For packages without dedicated $V_{REFH}$ and $V_{REFL}$ pins, $V_{REFH}$ is internally tied to $V_{DDA}$, and $V_{REFL}$ is internally tied to VSSA.
4.  Clock and compare cycle need to be set according to the guidelines in the device *Reference Manual*
5.  ADC conversion will become less reliable above maximum frequency.
6.  When using ADC hardware averaging, see the device *Reference Manual* to determine the most appropriate setting for AVGS.
7.  Max ADC conversion rate of 1200 Ksps is with 10-bit mode

Figure 18. ADC input impedance equivalency diagram

### 5.4.5.1.2 12-bit ADC electrical characteristics

---
**NOTE**

All the parameters in the table are given assuming system clock as the clocking source for ADC.

---

---
**NOTE**

For ADC signals adjacent to VDD/VSS or the XTAL pins some degradation in the ADC performance may be observed.

---

---
**NOTE**

All values guarantee the performance of the ADC for the multiple ADC input channel pins. When using the ADC to monitor the internal analogue parameters, please assume minor degradation.

---

Table 61.  12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Symbol | Description | Conditions [1] | Min. | Typ. [2] | Max. [3] | Unit | Notes |
|---|---|---|---|---|---|---|---|
| $I_{DDA\_ADC}$ | Supply current at 2.7 to 5.5 V | | | µA @ 5 V | | µA | [4] |
| | Sample Time | | 275 | — | Refer to the device's *Reference Manual* | ns | |

*Table continues on the next page...*

Table 61.  12-bit ADC characteristics ($V_{REFH}$ = $V_{DDA}$, $V_{REFL}$ = $V_{SSA}$) (continued)

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| TUE | Total unadjusted error at 2.7 to 5.5 V | | — | ±4.5 | ±6.11 | LSB | [6] |
| DNL | Differential non-linearity at 2.7 to 5.5 V | | — | ±0.8 | ±1.07 | LSB [5] | [6] |
| INL | Integral non-linearity at 2.7 to 5.5 V | | — | ±1.4 | ±3.54 | LSB [5] | [6] |
| EFS | Full-scale error at 2.7 to 5.5 V | | — | –2 | -3.60 | LSB [5] | VADIN = $V_{DDA}$ [6] |
| EZS | Zero-scale error at 2.7 to 5.5 V | | — | –2.7 | -4.24 | LSB [5] | |
| $E_Q$ | Quantization error at 2.7 to 5.5 V | | — | — | ±0.5 | LSB [5] | |
| ENOB | Effective number of bits at 2.7 to 5.5 V | | — | 11.3 | — | bits | [7] |
| SINAD | Signal-to-noise plus distortion at 2.7 to 5.5 V | See ENOB | — | 70 | — | dB | SINAD = 6.02 × ENOB + 1.76 |
| $E_{IL}$ | Input leakage error at 2.7 to 5.5 V | | $I_{In}$ × RAS | | | mV | $I_{In}$ = leakage current (refer to the MCU's voltage and current operating ratings) |
| $V_{TEMP\_S}$ | Temp sensor slope at 2.7 to 5.5 V | Across the full temperature range of the device | 1.492 | 1.564 | 1.636 | mV/°C | [8, 9] |
| $V_{TEMP25}$ | Temp sensor voltage at 2.7 to 5.5 V | 25 °C | 730 | 740.5 | 751 | mV | [8, 9] |

1.  All accuracy numbers assume the ADC is calibrated with $V_{REFH}$ = $V_{DDA}$
2.  Typical values assume $V_{DDA}$ = 5.0 V, Temp = 25 °C, $f_{ADCK}$ = 48 MHz unless otherwise stated.
3.  These values are based on characterization but not covered by test limits in production.
4.  The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
5.  1 LSB = ($V_{REFH}$ - $V_{REFL}$)/2N
6.  ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
7.  Input data is 100 Hz sine wave. ADC conversion clock < 40 MHz.
8.  ADC conversion clock < 3 MHz
9.  The sensor must be calibrated to gain good accuracy, so as to provide good linearity, see also AN3031 for more detailed application information of the temperature sensor.

### 5.4.5.2  CMP with 8-bit DAC electrical specifications

Table 62.  Comparator with 8-bit DAC electrical specifications

| Symbol | Description | Min. | Typ. [1] | Max. | Unit |
|---|---|---|---|---|---|
| $V_{DD}$ | Supply voltage | 2.7 | — | 5.5 | V |
| $I_{DDHS}$ | Supply current, High-speed mode | | | | µA |
| | within ambient temperature range | — | 145 | 200 | |
| $I_{DDLS}$ | Supply current, Low-speed mode [2] | | | | µA |
| | within ambient temperature range | — | 5 | 10 | |
| VAIN | Analog input voltage | 0 | 0 - $V_{DDX}$ | $V_{DDX}$ | V |
| $V_{AIO}$ | Analog input offset voltage, High-speed mode | | | | mV |
| | within ambient temperature range | -25 | ±1 | 25 | |
| $V_{AIO}$ | Analog input offset voltage, Low-speed mode | | | | mV |
| | within ambient temperature range | -40 | ±4 | 40 | |
| $t_{DHSB}$ | Propagation delay, High-speed mode | | | | ns |
| | within ambient temperature range | — | 30 | 200 | |
| $t_{DLSB}$ | Propagation delay, Low-speed mode [3] | | | | µs |
| | within ambient temperature range | — | 0.5 | 2 | |
| $t_{DHSS}$ | Propagation delay, High-speed mode | | | | ns |
| | within ambient temperature range | — | 70 | 400 | |
| $t_{DLSS}$ | Propagation delay, Low-speed mode [4] | | | | µs |
| | within ambient temperature range | — | 1 | 5 | |
| $t_{IDHS}$ | Initialization delay, High-speed mode [3] | | | | µs |
| | within ambient temperature range | — | 1.5 | 3 | |
| $t_{IDLS}$ | Initialization delay, Low-speed mode[3] | | | | µs |
| | within ambient temperature range | — | 10 | 30 | |
| $V_{HYST0}$ | Analog comparator hysteresis, Hyst0 ($V_{AIO}$) | | | | mV |
| | within ambient temperature range | — | 0 | — | |

*Table continues on the next page...*

Table 62. Comparator with 8-bit DAC electrical specifications (continued)

| | | | | | |
|---|---|---|---|---|---|
| V$_{HYST1}$ | Analog comparator hysteresis, Hyst1, High-speed mode | | | | mV |
| | within ambient temperature range | — | 16 | 53 | |
| | Analog comparator hysteresis, Hyst1, Low-speed mode | | | | |
| | within ambient temperature range | — | 11 | 30 | |
| V$_{HYST2}$ | Analog comparator hysteresis, Hyst2, High-speed mode | | | | mV |
| | within ambient temperature range | — | 32 | 90 | |
| | Analog comparator hysteresis, Hyst2, Low-speed mode | | | | |
| | within ambient temperature range | — | 22 | 53 | |
| V$_{HYST3}$ | Analog comparator hysteresis, Hyst3, High-speed mode | | | | mV |
| | within ambient temperature range | — | 48 | 133 | |
| | Analog comparator hysteresis, Hyst3, Low-speed mode | | | | |
| | within ambient temperature range | — | 33 | 80 | |
| I$_{DAC8b}$ | 8-bit DAC current adder (enabled) | — | 10 | 16 | µA |
| INL | 8-bit DAC integral non-linearity | –0.6 | — | 0.5 | LSB[5] |
| DNL | 8-bit DAC differential non-linearity | –0.5 | — | 0.5 | LSB |

1.  Typical values assumed at VDDA = 5.0 V, Temp = 25 ℃, unless otherwise stated.
2.  Difference at input > 200mV
3.  Applied ± (100 mV + Hyst) around switch point
4.  Applied ± (30 mV + 2 × Hyst) around switch point
5.  1 LSB = V$_{reference}$/256

**Figure 19. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)**



**Figure 20. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)**

Figure 21.  Typical hysteresis vs. Vin level (VDD = 5 V, PMODE = 0)



Figure 22.  Typical hysteresis vs. Vin level (VDD = 5 V, PMODE = 1)

### 5.4.6 Communication interfaces

#### 5.4.6.1 LPUART electrical specifications

Refer to General AC specifications for LPUART specifications.

#### 5.4.6.2 LPSPI electrical specifications

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable.

The following tables provide timing characteristics for classic LPSPI timing modes.

All timing is shown with respect to 20% $V_{DD}$ and 80% $V_{DD}$ thresholds, unless noted, as well as input signal transitions of 3 ns and a 25 pF maximum load on all LPSPI pins.

Table 63. LPSPI master mode timing

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------|-------------|------|------|------|------|
| 1 | $f_{SPSCK}$ | Frequency of SPSCK | $f_{periph}/2048$ | $f_{periph}/2$ | Hz | [1] |
| 2 | $t_{SPSCK}$ | SPSCK period | $2 \times t_{periph}$ | $2048 \times t_{periph}$ | ns | [2] |
| 3 | tLead | Enable lead time | 1/2 | — | $t_{SPSCK}$ | — |
| 4 | tLag | Enable lag time | 1/2 | — | $t_{SPSCK}$ | — |
| 5 | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph}$ - 30 | $1024 \times t_{periph}$ | ns | — |
| 6 | $t_{SU}$ | Data setup time (inputs) | 18 | — | ns | — |
| 7 | $t_{HI}$ | Data hold time (inputs) | 0 | — | ns | — |
| 8 | $t_v$ | Data valid (after SPSCK edge) | — | 15 | ns | — |
| 9 | $t_{HO}$ | Data hold time (outputs) | 0 | — | ns | — |
| 10 | $t_{RI}$ | Rise time input | — | $t_{periph}$ - 25 | ns | — |
|  | $t_{FI}$ | Fall time input |  |  |  |  |
| 11 | $t_{RO}$ | Rise time output | — | 25 | ns | — |
|  | $t_{FO}$ | Fall time output |  |  |  |  |

1. $f_{periph}$ is LPSPI peripheral functional clock. The maximum frequency of $f_{SPSCK}$ cannot be exceed 25 MHz.
2. $t_{periph}$ = 1/fperiph

---
**NOTE**

High drive pin should be used for fast bit rate.

---

NOTE

When LPSPI transmitting data with using pins in Table 64, the maximum frequency of $f_{SPSCK}$ can reach 48 MHz in HSRUN mode.

Table 64. Specifical pins can reach 48 MHz frequency

| LPSPI pin | Pin name |
|---|---|
| LPSPI0 | PTE0 / LPSPI0_SCK[1] |
| | PTE2 / LPSPI0_SOUT |
| | PTE6 / LPSPI0_PCS2 |
| LPSPI1 | PTD0 / LPSPI1_SCK[1] |
| | PTD2 / LPSPI1_SOUT |
| | PTD3 / LPSPI1_PSC0 |
| | PTA16 / LPSPI1_PCS2 |

1.  High drive pin



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 23.  LPSPI master mode timing (CPHA = 0)

1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 24. LPSPI master mode timing (CPHA = 1)

Table 65. LPSPI slave mode timing on slew rate enabled pads

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------|-------------|------|------|------|------|
| 1 | $f_{SPSCK}$ | Frequency of SPSCK | 0 | $f_{periph}/2$ | Hz | [1] |
| 2 | $t_{SPSCK}$ | SPSCK period | $2 \times t_{periph}$ | — | ns | [2] |
| 3 | $t_{Lead}$ | Enable lead time | 1 | — | $t_{periph}$ | — |
| 4 | $t_{Lag}$ | Enable lag time | 1 | — | $t_{periph}$ | — |
| 5 | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$ | — | ns | — |
| 6 | $t_{SU}$ | Data setup time (inputs) | 2 | — | ns | — |
| 7 | $t_{HI}$ | Data hold time (inputs) | 7 | — | ns | — |
| 8 | $t_a$ | Slave access time | — | $t_{periph}$ | ns | [3] |
| 9 | $t_{dis}$ | Slave MISO disable time | — | $t_{periph}$ | ns | [4] |
| 10 | $t_v$ | Data valid (after SPSCK edge) | — | 122 | ns | — |
| 11 | $t_{HO}$ | Data hold time (outputs) | 0 | — | ns | — |
| 12 | $t_{RI}$ | Rise time input | — | $t_{periph} - 25$ | ns | — |
| | $t_{FI}$ | Fall time input | | | | |
| 13 | $t_{RO}$ | Rise time output | — | 36 | ns | — |
| | $t_{FO}$ | Fall time output | | | | |

1. $f_{periph}$ = LPSPI peripheral functional clock. The maximum frequency of $f_{SPSCk}$ cannot be exceed 25 MHz.
2. $t_{periph}$ = $1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

Figure 25.  LPSPI slave mode timing (CPHA = 0)



Figure 26.  LPSPI slave mode timing (CPHA = 1)

### 5.4.6.3  LPI2C

Table 66.  LPI2C specifications

| Symbol | Description | | Min. | Max. | Unit | Notes |
|---|---|---|---|---|---|---|
| $f_{SCL}$ | SCL clock frequency | Standard mode (Sm) | 0 | 100 | kHz | [1], [2], [3] |
| | | Fast mode (Fm) | 0 | 400 | | |
| | | Fast mode Plus (Fm+) | 0 | 1000 | | |
| | | Ultra Fast mode (UFm) | 0 | 5000 | | |
| | | High speed mode (Hs-mode) | 0 | 3400 | | |

1. Hs-mode is only supported in slave mode.
2. The maximum SCL clock frequency in Fast mode with maximum bus loading (400pF) can only be achieved with appropriate pull-up devices on the bus when using the high or normal drive pins across the full voltage range . The maximum SCL clock frequency in Fast mode Plus can support maximum bus loading (400pF) with appropriate pull-up devices when using the high drive pins. The maximum SCL clock frequency in Ultra Fast mode can support maximum bus loading (400pF) when using the high drive pins. The maximum SCL clock frequency for slave in High speed mode can support maximum bus loading (400pF) with appropriate pull-up devices when using the high drive pins. For more information on the required pull-up devices, see I2C Bus Specification.
3. See the section "General switching specifications".

## 5.4.7 Human-machine interfaces (HMI)

### 5.4.7.1 Touch sensing input (TSI) electrical specifications

Table 67. TSI electrical specifications

| Symbol | Description | Value | | | Unit |
|---|---|---|---|---|---|
| | | Min | Typ | Max | |
| $I_{DD\_EN}$ | Power consumption in operation mode | — | 500 | — | µA |
| $I_{DD\_DIS}$ | Power consumption in disable mode | — | 20 | — | nA |
| $V_{BG}$ | Internal bandgap reference voltage | — | 1.21 | — | V |
| $V_{PRE}$ | Internal bias voltage | — | 1.51 | — | V |
| $C_I$ | Internal integration capacitance | — | 90 | — | pF |
| $F_{CLK}$ | Internal main clock frequency | — | 16 | — | MHz |

## 5.4.8 Debug modules

### 5.4.8.1 SWD electricals

Table 68. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|---|---|---|---|---|
| $V_{DDA}$ | Operating voltage | 2.7 | 5.5 | V |
| S1 | SWD_CLK frequency of operation | 0 | 25 | MHz |
| S2 | SWD_CLK cycle period | 1/S1 | — | ns |

*Table continues on the next page...*

Table 68. SWD full voltage range electricals (continued)

| S3 | SWD_CLK clock pulse width | 15 | — | ns |
| S4 | SWD_CLK rise and fall times | — | 3 | ns |
| S9 | SWD_DIO input data setup time to SWD_CLK rise | 8 | — | ns |
| S10 | SWD_DIO input data hold time after SWD_CLK rise | 1.4 | — | ns |
| S11 | SWD_CLK high to SWD_DIO data valid | — | 25 | ns |
| S12 | SWD_CLK high to SWD_DIO high-Z | 5 | — | ns |



Figure 27. Serial wire clock input timing



Figure 28. Serial wire data timing

# 6 Design considerations

## 6.1 Hardware design considerations

This device contains protective circuitry to guard against damage due to high static voltage or electric fields. However, take normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit.

### 6.1.1 Printed circuit board recommendations

- Place connectors or cables on one edge of the board and do not place digital circuits between connectors.

- Drivers and filters for I/O functions must be placed as close to the connectors as possible. Connect TVS devices at the connector to a good ground. Connect filter capacitors at the connector to a good ground. Consider to add ferrite bead or inductor to some sensitive lines.

- Physically isolate analog circuits from digital circuits if possible.

- Place input filter capacitors as close to the MCU as possible.

- For best EMC performance, route signals as transmission lines; use a ground plane directly under LQFP packages; and solder the exposed pad (EP) to ground directly under QFN packages.

### 6.1.2 Power delivery system

Consider the following items in the power delivery system:

- Use a plane for ground.

- Use a plane for MCU VDD supply if possible.

- Always route ground first, as a plane or continuous surface, and never as sequential segments.

- Always route the power net as star topology, and make each power trace loop as minimum as possible.

- Route power next, as a plane or traces that are parallel to ground traces.

- Place bulk capacitance, 10 μF or more, at the entrance of the power plane.

- Place bypass capacitors for MCU power domain as close as possible to each VDD/VSS pair, including VDDA/VSSA and VREFH/VREFL.

- The minimum bypass requirement is to place 0.1 μF capacitors positioned as near as possible to the package supply pins.

### 6.1.3 Analog design

Each ADC input must have an RC filter as shown in the following figure. The maximum value of R must be RAS max if fast sampling and high resolution are required. The value of C must be chosen to ensure that the RC time constant is very small compared to the sample period.



**Figure 29. RC circuit for ADC input**

High voltage measurement circuits require voltage division, current limiting, and over-voltage protection as shown the following figure. The voltage divider formed by R1 – R4 must yield a voltage less than or equal to VREFH. The current must be limited to less than the injection current limit. External clamp diodes can be added here to protect against transient over-voltages.

Figure 30. High voltage measurement with an ADC input

**NOTE**

For more details of ADC related usage, See AN5250: How to Increase the Analog-to-Digital Converter Accuracy in an Application.

## 6.1.4 Digital design

Ensure that all I/O pins cannot get pulled above VDD (Max I/O is VDD+0.3V).

**CAUTION**: Do not provide power to I/O pins prior to VDD, especially the RESET_b pin.

- RESET_b pin

The RESET_b pin is a pseudo open-drain I/O pin that has an internal pullup resistor. An external RC circuit is recommended to filter noise as shown in the following figure. The resistor value must be in the range of 4.7 kΩ to 10 kΩ; the recommended capacitance value is 0.1 μF. The RESET_b pin also has a selectable digital filter to reject spurious noise.



Figure 31. Reset circuit

When an external supervisor chip is connected to the RESET_b pin, a series resistor must be used to avoid damaging the supervisor chip or the RESET_b pin, as shown in the following figure. The series resistor value (RS below) must be in the range of 100 Ω to 1 kΩ depending on the external reset chip drive strength. The supervisor chip must have an active high, open-drain output.

Figure 32. Reset signal connection to external reset chip

- NMI pin

Do not add a pull-down resistor or capacitor on the NMI_b pin, because a low level on this pin will trigger non-maskable interrupt. When this pin is enabled as the NMI function, an external pull-up resistor (10 kΩ) as shown in the following figure is recommended for robustness.

If the NMI_b pin is used as an I/O pin, the non-maskable interrupt handler is required to disable the NMI function by remapping to another function. The NMI function is disabled by programming the FOPT[NMI_DIS] bit to zero.



Figure 33. NMI pin biasing

- Debug interface

This MCU uses the standard ARM SWD interface protocol as shown in the following figure. While pull-up or pull-down resistors are not required (SWD_DIO has an internal pull-up and SWD_CLK has an internal pull-down), external 10 kΩ pull resistors are recommended for system robustness. The RESET_b pin recommendations mentioned above must also be considered.

**Figure 34. SWD debug interface**

- Unused pin

Unused GPIO pins must be left floating (no electrical connections) with the MUX field of the pin's PORTx_PCRn register equal to 0:0:0. This disables the digital input path to the MCU.

### 6.1.5 Crystal oscillator

When using an external crystal or ceramic resonator as the frequency reference for the MCU clock system, refer to the following table and diagrams.

The feedback resistor, RF, is incorporated internally with the low power oscillators. An external feedback is required when using high gain (HGO=1) mode.

The series resistor, RS, is required in high gain (HGO=1) mode when the crystal or resonator frequency is below 2 MHz. Otherwise, the low power oscillator (HGO=0) must not have any series resistance; and the high frequency, high gain oscillator with a frequency above 2 MHz does not require any series resistance.

**Table 69. External crystal/resonator connections**

| Oscillator mode | Oscillator mode |
|---|---|
| Low frequency (32.768 kHz), high gain | Diagram 3 |
| High frequency (1-32 MHz), low power | Diagram 2 |
| High frequency (1-32 MHz), high gain | Diagram 3 |



**Figure 35. Crystal connection – Diagram 2**

**Figure 36.** Crystal connection – Diagram 3

---

**NOTE**

For PCB layout, the user could consider to add the guard ring to the crystal oscillator circuit.

---

# 7 Revision history

Table 70 provides a revision history for this document.

**Table 70. Revision history**

| Rev. No. | Date | Substantial Changes |
|---|---|---|
| Rev. 2 | 04/2024 | • Added HSRUN mode in Kinetis KE17Z/13Z/12Z introduction<br>• Updated Ordering information<br>• Updated Figure 2<br>• Updated Memory<br>• Updated Table 7<br>• Added TSI<br>• Updated ESD handling ratings<br>• UPdated descritions of Power consumption<br>• Updated Low power mode peripheral current adder — typical value |
| Rev. 1 | 11/2023 | • Initial version |

# Legal information

## Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|---|---|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term 'short data sheet' is explained in section "Definitions".
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL https://www.nxp.com.

## Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**NXP B.V.** — NXP B.V. is not an operating company and it does not distribute or sell products.

# Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

**arm**

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](#):

MKE13Z512VLH9  MKE17Z512VLH9  MKE17Z512VLL9  MKE13Z512VLL9  MKE12Z512VLH9  MKE12Z512VLL9