



BGS8458

WLAN LNA + Switch

Rev. 2 — 24 September 2019

Product data sheet

1 General description

The BGS8458, also known as the WLAN3101C, is a fully integrated MMIC Low-Noise Amplifier and SP2T switch for transmit path. For WLAN applications in the 4.9 GHz to 5.925 GHz ISM band. Manufactured using high performance QUBiC eighth generation SiGe:C technology of NXP.

The BGS8458 couples best-in-class noise figure, linearity, efficiency, low insertion loss CMOS switches with the process-stability, and -ruggedness, that are the hallmarks of SiGe:C technology.

The BGS8458 has a 1.2 mm × 1.4 mm footprint HX2SON6 package and a maximum thickness of 330 µm.

2 Features and benefits

- Covers full ISM high band 4900 MHz to 5925 MHz
- Noise figure = 2.4 dB
- Gain 13.5 dB
- High input 1 dB compression point $P_{I(1dB)}$ of 0 dBm
- High out of band $IP3_i$ of 9 dBm
- Supply voltage 2.7 V to 5.25 V
- Bypass mode current consumption of 3.5 µA
- Optimized performance at low supply current of 10.7 mA
- Integrated concurrent 2.4 GHz notch filter
- 3 modes of operation (high gain receive, bypass receive, and transmit modes)
- Integrated matching for input and output
- Requires only one supply decoupling capacitor
- ESD protection on all pins (HBM > 2 kV)
- Small 6-pin leadless package 1.2 mm × 1.4 mm × 0.32 mm; 0.4 mm pitch

3 Applications

- IEEE 802.11a/n/ac WiFi, WLAN
- Smartphones, tablets, netbooks, and other portable computing devices
- Access points, routers, gateways
- Wireless video
- General-purpose ISM applications



4 Quick reference data

Table 1. Quick reference data

$V_{CC} = 3.6\text{ V}$; $T_{amb} = 25\text{ °C}$; $V_{IH} = 3.3\text{ V}$; $V_{IL} = 0\text{ V}$; $Z_S = Z_L = 50\text{ }\Omega$; $P_i = -30\text{ dBm}$ unless otherwise specified. All measurements done on application board (DC-decoupling capacitor 100 pF placed near by the V_{CC} pin) with SMA connectors as reference plane.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
RF performances at ANT-RX path in, high-gain receive mode ^[1]						
I_{CC}	supply current	high-gain receive mode ^[1]	-	10.7	13.0	mA
G_{tr}	transducer power gain		11.5	13.5	16	dB
NF	noise figure		-	2.4	-	dB
$P_{I(1dB)}$	input power at 1 dB gain compression	in-band	-	0	-	dBm
RL_{in}	input return loss		-	16	-	dB
RL_{out}	output return loss		-	14	-	dB
RF performance at ANT-RX path in, bypass receive mode ^[1]						
I_{CC}	supply current	bypass receive mode ^[1]	-	3.5	8	μA
G_{tr}	transducer power gain		-9	-7	-5	dB
RF performance at ANT-TX path in, transmit mode ^[1]						
α_{ins}	insertion loss		-	0.7	-	dB

[1] See Table 11 for the appropriate control signal settings.

5 Ordering information

Table 2. Ordering information

Type number	Orderable part number	Package		
		Name	Description	Version
BGS8458	BGS8458Z	HX2SON6	plastic, thermal enhanced super thin small outline package; no leads; 6 terminals; body 1.2 × 1.4 × 0.32 mm	SOT1234

6 Marking

Table 3. Marking code

Type number	Marking code
BGS8458	58
	YWW: Year & Week code

7 Functional diagram




Figure 1. Functional diagram

8 Pinning information

8.1 Pinning




Figure 2. Pin configuration

8.2 Pin description

Table 4. Pin description

Symbol	Pin	Description
ANT	1	antenna input / output
C1	2	C1 control pin
RX	3	receive output
V _{CC}	4	supply voltage
C0	5	C0 control pin
TX	6	transmit input
GND	exposed die pad	ground

9 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Do not combine following conditions.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.3	6	V
I _{CC}	supply current	worst case up to P _{1dB} , V _{CC} = 3.6 V	-	15	mA
V _{I(C0)}	input voltage pin C0	see Figure 1	-0.3	4	V
V _{I(C1)}	input voltage pin C1	see Figure 1	-0.3	4	V
P _{I(ANT)}	input power pin ANT	high-gain receive mode	-	7	dBm
		bypass receive mode	-	19	dBm
P _{I(TX)}	input power pin TX	continuous wave; transmit mode	-	33	dBm
T _{amb}	ambient temperature	air temperature	-40	+85	°C
T _{stg}	storage temperature		-40	+140	°C
V _{ESD}	electrostatic discharge voltage	Human Body Model (HBM) according to ANSI/ESDA/JEDEC standard JS-001	-	±2000	V
		Charged Device Model (CDM) according to JEDEC standard JESD22-C101	-	±500	V

10 Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f	frequency		4900	-	5925	MHz
V _{CC}	supply voltage		2.7	3.6	5.25	V
V _{IH}	HIGH-level input voltage	[1]	1.62	-	3.6	V
V _{IL}	LOW-level input voltage		0	-	+0.4	V

[1] Input voltage V_{IH} on that specific pin between 1.62 V and V_{CC1} - 0.2 V and 3.6 V maximum.

11 Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
R _{th(j-a)}	thermal resistance from junction to ambient		250	K/W

12 Characteristics

Table 8. DC characteristics

$V_{CC} = 3.6\text{ V}$; $T_{amb} = 25\text{ °C}$; $V_{IH} = 3.3\text{ V}$; $V_{IL} = 0\text{ V}$; $Z_S = Z_L = 50\text{ }\Omega$; $P_i = -30\text{ dBm}$ unless otherwise specified. All measurements done on application board (DC-decoupling capacitor 100 pF placed near by the V_{CC} pin) with SMA connectors as reference plane

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{CC}	supply current	high-gain receive mode ^[1]	-	10.7	13.0	mA
		bypass receive mode ^[1]	-	3.5	8	μA
		transmit mode ^[1]	-	150	300	μA
$I_{ctrl}(C0)$	control current on pin C0		-	10	15	μA
$I_{ctrl}(C1)$	control current on pin C1		-	4	10	μA

[1] See Table 11 for the appropriate control signal settings.

Table 9. Transient characteristics

$V_{CC} = 3.6\text{ V}$; $T_{amb} = 25\text{ °C}$; $V_{IH} = 3.3\text{ V}$; $V_{IL} = 0\text{ V}$; $Z_S = Z_L = 50\text{ }\Omega$; $P_i = -30\text{ dBm}$ unless otherwise specified. All measurements done on application board (DC-decoupling capacitor 100 pF placed near by the V_{CC} pin) with SMA connectors as reference plane

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{on}	turn-on time	^[1]	-	-	500	ns
t_{off}	turn-off time	^[1]	-	-	400	ns

[1] From any of three operating modes to another and from within 10 % of the initial gain to within 10 % of the final gain.

Table 10. RF characteristics

$V_{CC} = 3.6\text{ V}$; $T_{amb} = 25\text{ °C}$; $V_{IH} = 3.3\text{ V}$; $V_{IL} = 0\text{ V}$; $Z_S = Z_L = 50\text{ }\Omega$; $P_i = -30\text{ dBm}$ unless otherwise specified. All measurements done on application board (DC-decoupling capacitor 100 pF placed near by the V_{CC} pin) with SMA connectors as reference plane.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
RF performance at ANT-RX path in, high-gain receive mode ^[1]						
G_{tr}	transducer power gain		11.5	13.5	16	dB
$G_{p(flat)}$	power gain flatness	peak-to-peak over any 80 MHz band	-	-	0.5	dB
NF	noise figure		-	2.4	-	dB
$P_{i(1dB)}$	input power at 1 dB gain compression	in-band	-	0	-	dBm
$IP3_i$	input third-order intercept point	20 MHz tone spacing; $P_i = -20\text{ dBm}$ per tone	-	9	-	dBm
RL_{in}	input return loss		-	16	-	dB
RL_{out}	output return loss		-	14	-	dB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
RF performance at ANT-RX path in, bypass receive mode ^[1]						
G_{tr}	transducer power gain		-9	-7	-5	dB
$G_{p(flat)}$	power gain flatness	peak-to-peak over any 80 MHz band	-	-	0.5	dB
$P_{I(1dB)}$	input power at 1 dB gain compression	in-band	-	17	-	dBm
$IP3_i$	input third-order intercept point	20 MHz tone spacing; $P_i = -3$ dBm per tone	-	29	-	dBm
RL_{in}	input return loss		-	10	-	dB
RL_{out}	output return loss		-	10	-	dB
RF performance at ANT-TX path in transmit mode ^[1]						
α_{ins}	insertion loss		-	0.7	-	dB
$G_{p(flat)}$	power gain flatness	peak-to-peak over any 80 MHz band	-	-	0.2	dB
ISL	isolation	measured between pin RX and pin TX	-	30	-	dB
$P_{I(1dB)}$	input power at 1 dB gain compression	in-band	-	32	-	dBm
RL_{in}	input return loss		-	13	-	dB
RL_{out}	output return loss		-	13	-	dB

[1] See Table 11 for the appropriate control signal settings.

Table 11. Control signal truth table

Other modes than the ones given in this table are not allowed.

Control signal setting ^[1]		Mode of operation			Mode name
V _{C0}	V _{C1}	SP2T switch		LNA	
(pin 5)	(pin 2)	ANT-RX	ANT-TX		
LOW	HIGH	ON	OFF	ON	high-gain receive mode
LOW	LOW	ON	OFF	OFF	bypass receive mode
HIGH	LOW	OFF	ON	OFF	transmit mode

[1] A logic LOW is the result of an input voltage on that specific pin between 0 V and 0.5 V.
A logic HIGH is the result of an input voltage on that specific pin between 1.62 V and $V_{CC1} - 0.2$ V and 3.6 V maximum.

13 Application information




Figure 3. Application information

14 Package outline




Figure 4. Package outline SOT1234 (HX2SON6)

15 Handling information

15.1 ElectroStatic Discharge (ESD)

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices. Such precautions are described in the *ANSI/ESD S20.20*, *IEC/ST 61340-5*, *JESD625-A* or equivalent standards.

15.2 Moisture sensitivity

Table 12. Moisture sensitivity level

Test methodology	Class
JESD-22-A113	1

16 Abbreviations

Table 13. Abbreviations

Acronym	Description
CMOS	complementary metal-oxide semiconductor
CW	continuous wave
ESD	electrostatic discharge
HBM	human body model
ISM	industrial, scientific, and medical
LAN	local area network
LNA	low-noise amplifier
MMIC	monolithic microwave-integrated circuit
SiGe:C	silicon germanium carbon
SMA	SubMiniature version A
SP2T	single pole 2 throw
WLAN	wireless local area network

17 Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BGS8458 v.2	20190924	Product data sheet	-	BGS8458 v.1.1
modification	changed status from company confidential to public			
BGS8458 v.1.1	20181214	Product data sheet	-	BGS8458 v.1

Document ID	Release date	Data sheet status	Change notice	Supersedes
modification	• modified Ordering information with Orderable part number			
BGS8458 v.1	20170505	Product data sheet	-	-

18 Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive

applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1	General description	1
2	Features and benefits	1
3	Applications	1
4	Quick reference data	2
5	Ordering information	2
6	Marking	2
7	Functional diagram	3
8	Pinning information	3
8.1	Pinning	3
8.2	Pin description	3
9	Limiting values	4
10	Recommended operating conditions	4
11	Thermal characteristics	4
12	Characteristics	5
13	Application information	7
14	Package outline	8
15	Handling information	9
15.1	ElectroStatic Discharge (ESD)	9
15.2	Moisture sensitivity	9
16	Abbreviations	9
17	Revision history	9
18	Legal information	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 September 2019

Document identifier: BGS8458

Document number:

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

BGS8458Z