

A5G35H120N

Airfast RF Power GaN Amplifier

Rev. 3 — 18 October 2023

Product data sheet



1 General description

This 18 W asymmetrical Doherty RF power GaN amplifier is designed for cellular base station applications requiring very wide instantaneous bandwidth capability covering the frequency range of 3300 to 3800 MHz.

This part is characterized and performance is guaranteed for applications operating in the 3300 to 3800 MHz band. There is no guarantee of performance when this part is used in applications designed outside of these frequencies.

2 Features and benefits

- High terminal impedances for optimal broadband performance
- Improved linearized error vector magnitude with next generation signal
- Able to withstand extremely high output VSWR and broadband operating conditions
- Designed for low complexity linearization systems
- Optimized for massive MIMO active antenna systems for 5G base stations

3 Typical performance

Table 1. 3500 MHz — Typical Doherty single-carrier W-CDMA reference circuit performance

$V_{DD} = 48$ Vdc, $I_{DQA} = 70$ mA, $V_{GSB} = -4.0$ Vdc, $P_{out} = 18$ W Avg., Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF^[1]

Frequency	Gps (dB)	η_D (%)	Output PAR (dB)	ACPR (dBc)
3400 MHz	16.0	56.6	8.0	-29.8
3500 MHz	15.8	56.7	8.1	-31.3
3600 MHz	15.7	56.2	8.1	-33.1

[1] All data measured with device soldered to NXP reference circuit.



Table 2. 3300–3700 MHz — Typical Doherty single-carrier W-CDMA reference circuit performance
 $V_{DD} = 48\text{ Vdc}$, $I_{DQA} = 70\text{ mA}$, $V_{GSB} = -4.0\text{ Vdc}$, $P_{out} = 18\text{ W Avg.}$, Input Signal PAR = 9.9 dB @ 0.01% Probability on CCDF.^[1]

Frequency	G_{ps} (dB)	η_D (%)	Output PAR (dB)	ACPR (dBc)
3300 MHz	15.7	54.9	8.1	−29.8
3400 MHz	15.8	56.4	8.0	−29.8
3500 MHz	15.6	56.5	8.2	−31.2
3600 MHz	15.5	56.1	8.1	−33.1
3700 MHz	15.1	50.5	7.6	−32.4

[1] All data measured with device soldered to NXP reference circuit.

4 Pinning information




Figure 1. Pin configuration

5 Ordering information

Table 3. Ordering information

Device	Tape and Reel Information	Package
A5G35H120NT2	T2 Suffix = 2,000 Units, 24 mm Tape Width, 13-inch Reel	DFN 7 × 10

6 Product marking



Figure 2. Product marking

Table 4. Product marking trace code

Identifier	Description
A	Assembly location
WL	Wafer lot indicator
YYWW	Date code
Z	Assembly lot

7 Limiting values

Table 5. Limiting values

Rating	Symbol	Value	Unit
Drain–Source Voltage	V_{DSS}	125	Vdc
Gate–Source Voltage	V_{GS}	–16, 0	Vdc
Operating Voltage	V_{DD}	55	Vdc
Maximum Forward Gate Current, $I_{G(A+B)}$, @ $T_C = 25^\circ\text{C}$	I_{GMAX}	13.3	mA
Storage Temperature Range	T_{stg}	–65 to +150	$^\circ\text{C}$
Case Operating Temperature Range	T_C	–55 to +150	$^\circ\text{C}$
Maximum Channel Temperature	T_{CH}	225	$^\circ\text{C}$

8 Recommended operating conditions

Table 6. Recommended operating conditions

Characteristic	Symbol	Value	Unit
Operating Voltage	V_{DD}	48	Vdc

9 Thermal characteristics

Table 7. Thermal characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance by Infrared Measurement, Active Die Surface-to-Case Case Temperature 115°C, P _D = 15.2 W	R _{θJC} (IR)	2.0 ^[1]	°C/W
Thermal Resistance by Finite Element Analysis, Channel-to-Case Case Temperature 115°C, P _D = 15.2 W	R _{θCHC} (FEA)	5.8 ^[2]	°C/W

[1] Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.nxp.com/RF> and search for AN1955.

[2] R_{θCHC} (FEA) must be used for purposes related to reliability and limitations on maximum channel temperature. MTTF may be estimated by the expression $MTTF \text{ (hours)} = 10^{[A + B/(T + 273)]}$, where T is the channel temperature in degrees Celsius, $A = -11.6$ and $B = 9129$.

10 ESD protection characteristics

Table 8. ESD protection characteristics

Test Methodology	Class
Human Body Model (per JS-001-2017)	1A
Charge Device Model (per JS-002-2014)	C3

11 Moisture sensitivity level

Table 9. Moisture sensitivity level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

12 Electrical characteristics

12.1 DC characteristics

12.1.1 DC characteristics — off characteristics

Table 10. DC characteristics — off characteristics

(T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Off characteristics^[1]					
Off-State Drain Leakage (V _{DS} = 150 Vdc, V _{GS} = -8 Vdc) Carrier (V _{DS} = 150 Vdc, V _{GS} = -8 Vdc) Peaking	I _{D(BR)}	— —	— —	2.0 4.4	mAdc
Off-State Gate Leakage (V _{DS} = 48 Vdc, V _{GS} = -8 Vdc) Carrier (V _{DS} = 48 Vdc, V _{GS} = -8 Vdc) Peaking	I _{GLK}	-1.0 -1.0	— —	— —	mAdc

[1] Each side of device measured separately.

12.1.2 DC characteristics — on characteristics

Table 11. DC characteristics — on characteristics

($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
On characteristics — Side A, carrier					
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 4.6\text{ mAdc}$)	$V_{GS(th)}$	-4.6	-2.4	-1.9	Vdc
Gate Quiescent Voltage ($V_{DD} = 48\text{ Vdc}$, $I_{DA} = 70\text{ mAdc}$, Measured in Functional Test)	$V_{GSA(Q)}$	-2.75	-2.4	-2.2	Vdc
Gate-Source Leakage Current ($V_{DS} = 150\text{ Vdc}$, $V_{GS} = -8\text{ Vdc}$)	I_{GSS}	-2.0	—	—	mAdc
On characteristics — Side B, peaking					
Gate Threshold Voltage ($V_{DS} = 10\text{ Vdc}$, $I_D = 10\text{ mAdc}$)	$V_{GS(th)}$	-4.6	-2.4	-1.9	Vdc
Gate-Source Leakage Current ($V_{DS} = 150\text{ Vdc}$, $V_{GS} = -8\text{ Vdc}$)	I_{GSS}	-4.4	—	—	mAdc

12.2 Functional tests

Table 12. Functional tests

(In NXP Doherty Production ATE^[1] Test Fixture, $T_A = 25^\circ\text{C}$ unless otherwise noted, 50 ohm system)^[2] $V_{DD} = 48\text{ Vdc}$, $I_{DQA} = 70\text{ mA}$, $V_{GSB} = (V_t - 1.5)\text{ Vdc}$, $P_{out} = 16\text{ W Avg.}$, $f = 3600\text{ MHz}$, 1-tone CW.

Characteristic	Symbol	Min	Typ	Max	Unit
Power Gain	G_{ps}	13.0	14.1	17.5	dB
Drain Efficiency	η_D	40.0	49.1	—	%
Saturated Power (Pulsed CW, 5% Duty Cycle)	P_{sat}	48.5	50.7	—	dBm

[1] ATE is a socketed test environment.

[2] Internally matched part.

12.3 Wideband ruggedness

Table 13. Wideband ruggedness

(In NXP Doherty Reference Circuit, $T_A = 25^\circ\text{C}$ unless otherwise noted, 50 ohm system)^[1] $I_{DQA} = 70\text{ mA}$, $V_{GSB} = -4.0\text{ Vdc}$, $f = 3500\text{ MHz}$, Additive White Gaussian Noise (AWGN) with 10 dB PAR.

Characteristic	Symbol	Min	Typ	Max	Unit
ISBW of 400 MHz at 55 Vdc, 35.5 W Avg. Modulated Output Power (3 dB Input Overdrive from 17.8 W Avg. Modulated Output Power)		No Device Degradation			

[1] All data measured with device soldered to NXP reference circuit.

12.4 Typical performance

Table 14. Typical performance

(In NXP Doherty Reference Circuit, $T_A = 25^\circ\text{C}$ unless otherwise noted, 50 ohm system)^[1] $V_{DD} = 48\text{ Vdc}$, $I_{DQA} = 70\text{ mA}$, $V_{GSB} = -4.0\text{ Vdc}$, 3400–3600 MHz Bandwidth.

Characteristic	Symbol	Min	Typ	Max	Unit
Fast CW, 27 ms sweep					
Saturated Power	P_{sat}	—	100	—	W
AM/PM (Maximum value measured at saturated power across the 3400–3600 MHz bandwidth)	Φ	—	–15	—	°
Gain Variation @ Avg. Power over Temperature (–40°C to +85°C)	ΔG	—	0.032	—	dB/°C
Output Power Variation @ Saturated Power over Temperature (–40°C to +85°C)	ΔP_{sat}	—	0.002	—	dB/°C
Single-carrier W-CDMA, unclipped					
Gain Flatness in 200 MHz Bandwidth @ $P_{\text{out}} = 18\text{ W Avg.}$	G_F	—	0.27	—	dB
2-tone CW					
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW_{res}	—	200	—	MHz

[1] All data measured with device soldered to NXP reference circuit.

Correct biasing sequence for GaN depletion mode amplifiers in a Doherty configuration

Bias ON the device

1. Set gate voltage V_{GSA} and V_{GSB} to –5 V.
2. Set drain voltage V_{DSA} and V_{DSB} to nominal supply voltage (+48 V).
3. Increase V_{GSA} (carrier side) until I_{DQA} current is attained.
4. Increase V_{GSB} (peaking side) to target bias voltage.
5. Apply RF input power to desired level.

Bias OFF the device

1. Disable RF input power.
2. Adjust gate voltage V_{GSA} and V_{GSB} to –5 V.
3. Adjust drain voltage V_{DSA} and V_{DSB} to 0 V. Allow adequate time for drain voltage to reduce to 0 V from external drain capacitors.
4. Disable V_{GSA} and V_{GSB} .

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH


SOT2053-1

The drawing illustrates the mechanical outline of the H-PDFN-10 I/O package. The top view shows a rectangular package with a width of 7 mm and a length of 10 mm. A shaded area in the top-left corner indicates the PIN 1 INDEX AREA. A section line A-A is shown, and a detail callout D-D is indicated. The bottom view shows the underside of the package, including the EXPOSED DIE ATTACH PAD and the solder pad layout. Dimensions for the solder pads are provided, such as 4x 1.7, 2x 2.3, and 8x 1.1. A shaded area in the bottom-left corner also indicates the PIN 1 INDEX AREA. A detail callout E-E is shown for the solder pad. The drawing includes various geometric tolerances and surface finish requirements, such as 0.1 C, 0.05 M, and 0.1 C A B. The package is identified as SOT2053-1.

Figure 3. Package outline (DFN 7 mm × 10 mm) — top view, bottom view, detail E

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH

SOT2053-1



DETAIL E
VIEW ROTATED 90°CW

RELEASED FOR EXTERNAL ASSEMBLY ONLY. THIS DESIGN ONLY MEETS EXTERNAL DESIGN AND ASSEMBLY RULES. MUST BE REVIEWED AND UPDATED BEFORE BEING ASSEMBLED INTERNALLY.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 19 NOV 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01557D	REVISION: 0	PAGE: 2
--	------------------------	--------------------------------	----------------	------------

Figure 4. Package outline (DFN 7 mm × 10 mm) — detail E, rotated

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH

SOT2053-1



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED


DATE: 19 NOV 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01557D	REVISION: 0	PAGE: 3
--	------------------------	--------------------------------	----------------	------------

Figure 5. Package outline (DFN 7 mm × 10 mm) — PCB design guidelines: solder mask opening pattern

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH

SOT2053-1



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 19 NOV 2019

MECHANICAL OUTLINE
PRINT VERSION NOT TO SCALE

STANDARD:
NON JEDEC

DRAWING NUMBER:
98ASA01557D


REVISION:
0

PAGE:
4

Figure 6. Package outline (DFN 7 mm × 10 mm) — PCB design guidelines: I/O pads and solderable area

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH

SOT2053-1



RECOMMENDED STENCIL THICKNESS 0.125 OR 0.15

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 19 NOV 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01557D	REVISION: 0	PAGE: 5
--	------------------------	--------------------------------	----------------	------------

Figure 7. Package outline (DFN 7 mm × 10 mm) — PCB design guidelines: solder paste stencil

H-PDFN-10 I/O
7 X 10 X 1.51 PKG, 1.7 PITCH

SOT2053-1

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.
- 4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.
- 5. RADIUS ON DIE ATTACH FLAG IS OPTIONAL.

© NXP B.V. ALL RIGHTS RESERVED		DATE: 19 NOV 2019		
MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA01557D	REVISION: 0	PAGE: 6

Figure 8. Package outline (DFN 7 mm × 10 mm) — notes

14 Product documentation and software

Refer to the following resources to aid your design process.

Application notes

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

Software

- .s2p File

15 Revision history

The following table summarizes revisions to this document.

Table 15. Revision history

Revision	Date	Description
0	2 December 2021	• Initial release of data sheet
1	30 November 2022	• Table 1, Maximum Ratings: Gate–Source Voltage: updated –8, 0 to –16, 0 Vdc, p. 2 • Table 4, ESD Protection Characteristics, Human Body Model: updated to reflect test data, p. 2 • General updates made to align data sheet to current standard
2	12 April 2023	• Updated frequency band of operation for this device to 3300–3800 MHz, p. 1 • Figure 2, Product Marking: added, p. 4 • Table 8, Product Marking Trace Code: added, p. 4 • General updates made to align data sheet to current standard
3	18 October 2023	• Table 12, Functional Tests: updated output power test condition, p. 5 • General updates made to align data sheet to current standard

16 Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products.

16.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Airfast — is a trademark of NXP B.V.

Contents

1	General description	1
2	Features and benefits	1
3	Typical performance	1
4	Pinning information	2
5	Ordering information	2
6	Product marking	3
7	Limiting values	3
8	Recommended operating conditions	3
9	Thermal characteristics	4
10	ESD protection characteristics	4
11	Moisture sensitivity level	4
12	Electrical characteristics	4
12.1	DC characteristics	4
12.1.1	DC characteristics — off characteristics	4
12.1.2	DC characteristics — on characteristics	5
12.2	Functional tests	5
12.3	Wideband ruggedness	5
12.4	Typical performance	6
13	Package information	7
14	Product documentation and software	13
15	Revision history	13
16	Legal information	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP:](#)

[A5G35H120NT2](#)