### INTEGRATED CIRCUITS

# DATA SHEET

**74F240**Octal inverting buffer (3-state)

Product data Supersedes data of 2002 Mar 18





### Octal inverting buffer

74F240

#### **FEATURES**

- Octal bus interface
- 3-state buffer outputs sink 64 mA
- 15 mA source current

#### **DESCRIPTION**

The 74F240 is an octal inverting buffer that is ideal for driving bus lines of buffer memory address registers. The outputs are all capable of sinking 64 mA and sourcing up to 15 mA. The device features two output enables, each controlling four of the 3-state outputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F240	4.3 ns	37 mA

#### **ORDERING INFORMATION**

	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE $V_{CC}$ = 5 V ±10%, $T_{amb}$ = 0 °C to +70 °C	PKG DWG #
20-pin plastic DIP	N74F240N	SOT146-1
20-pin plastic SOL	N74F240D	SOT163-1
20-pin plastic SSOP II	N74F240DB	SOT339-1


#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
lan, Ibn	Data inputs	1.0/1.67	20 μA/1.0 mA
ŌĒa, ŌĒb	Output enable inputs (Active-LOW)	1.0/0.33	20 μA/0.2 mA
₹an, ₹bn	Data outputs	750/106.7	15 mA/64 mA


Note to input and output loading and fan out table

One (1.0) FAST unit load is defined as:  $20 \,\mu\text{A}$  in the HIGH state and 0.6 mA in the LOW state.

#### **PIN CONFIGURATION**




#### **LOGIC SYMBOL**




### Octal inverting buffer

74F240

#### **IEC/IEEE SYMBOL**



#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

	INP	OUTPUTS			
OEa	la	OEb	lb	Ya	Ϋb
L	L	L	L	Н	Н
L	Н	L	Н	Ĺ	L
Н	Х	Н	Х	Z	Z

#### NOTES:

H = High voltage level

L = Low voltage level

X = Don't care Z = High impedance "off" state

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	–0.5 to $V_{CC}$	V
I <sub>OUT</sub>	Current applied to output in low output state	128	mA
T <sub>amb</sub>	Operating free air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS

CVMDOL	DADAMETED				
SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
I <sub>lk</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-15	mA
I <sub>OL</sub>	Low-level output current			64	mA
T <sub>amb</sub>	Operating free air temperature range	0		+70	°C

### Octal inverting buffer

74F240

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TE	TEST CONDITIONS <sup>1</sup>					UNIT
							MAX	
			1 2 mA	±10%V <sub>CC</sub>	2.4			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High-level output voltage	$V_{CC} = MIN; V_{IL}$	$I_{OH} = -3 \text{ mA}$	±5%V <sub>CC</sub>	2.7	3.4		V
V <sub>OH</sub>	nigh-level output voltage	= MAX; V <sub>IH</sub> = MIN	15 mA	±10%V <sub>CC</sub>	2.0			V
			$I_{OH} = -15 \text{ mA}$	±5%V <sub>CC</sub>	2.0			V
.,	Landard and and and and	$V_{CC} = MIN; V_{IL}$	I MAY	±10%V <sub>CC</sub>			0.50	V
V <sub>OL</sub>	Low-level output voltage	= MAX; V <sub>IH</sub> = MIN	$I_{OL} = MAX$	±5%V <sub>CC</sub>		0.42	0.50	V
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = MIN; I_I = I_I$	K			-0.73	-1.2	V
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX; V <sub>I</sub> =	7.0 V				100	μΑ
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX; V <sub>I</sub> =	2.7 V				20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX; V <sub>I</sub> =	0.5 V				-1.0	mA
l <sub>OZH</sub>	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> =	= 2.7 V				50	μΑ
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	$V_{CC} = MAX, V_O = 0.5 V$					-50	μΑ
los	Short-circuit output current <sup>3</sup>	$V_{CC} = MAX$			-100		-225	mA
	Іссн					12	18	mA
I <sub>CC</sub>	Supply current (total) I <sub>CCL</sub>	$V_{CC} = MAX$			50	70	mA	
	I <sub>CCZ</sub>					35	45	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5 V, T<sub>amb</sub> = 25 °C.
 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

### Octal inverting buffer

74F240

#### **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITION	$T_{amb}$ = +25 °C $V_{CC}$ = +5.0 V $C_L$ = 50 pF; $R_L$ = 500 $\Omega$			T <sub>amb</sub> = 0 °C V <sub>CC</sub> = +5.0 C <sub>L</sub> = 50 pF;	UNIT	
			MIN	TYP	MAX	MIN	MAX	1
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Ian, Ibn to √n	Waveform 1	3.0 2.0	4.5 3.0	6.5 4.5	3.0 2.0	7.5 5.0	ns
t <sub>PZH</sub>	Output enable time to high or low level	Waveform 2 & 3	3.0 4.5	5.0 6.5	7.5 8.5	3.0 4.0	9.0 10.0	ns
t <sub>PHZ</sub>	Output disable time from high or low level	Waveform 2 & 3	3.0 3.0	5.5 5.0	7.0 7.0	3.0 3.0	7.5 7.5	ns


#### NOTES:

 $<sup>1. \ |\</sup> t_{PN}\ actual - t_{PM}\ actual|\ for\ any\ output\ compared\ to\ any\ other\ output\ where\ N\ and\ M\ are\ either\ LH\ or\ HL.$ 


### Octal inverting buffer

74F240


#### **AC WAVEFORMS**



Waveform 1. Propagation delay for inverting outputs



Waveform 2. 3-state output enable time to high level and output disable time from high level




Waveform 3. 3-state output enable time to low level and output disable time from low level

#### Notes to AC waveforms

1. For all waveforms,  $V_M = 1.5 \text{ V}$ .

#### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

#### **DEFINITIONS:**

R<sub>L</sub> = Load resistor;

see AC electrical characteristics for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 $R_T = Termination resistance should be equal to <math>Z_{OUT}$  of pulse generators.

family	INPUT PULSE REQUIREMENTS								
тапппу	family amplitude V <sub>M</sub> rep. rate t <sub>w</sub> t <sub>TLH</sub> t								
74F	3.0 V	1.5 V	1 MHz	500 ns	2.5 ns	2.5 ns			


SF00128

### Octal inverting buffer

74F240

### DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D (1)	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT146-1		MS-001	SC-603		<del>99-12-27</del> 03-02-13

### Octal inverting buffer

74F240

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				<del>-99-12-27</del> 03-02-19	

### Octal inverting buffer

74F240

### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



#### DIMENSIONS (mm are the original dimensions)

ι	JNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT339-1		MO-150				<del>-99-12-27-</del> 03-02-19	

## Octal inverting buffer

74F240

### **REVISION HISTORY**

Rev	Date	Description
_4	20040225	Product data (9397 750 12941); supersedes data sheet 74F240_241_241A_3 of 2002 Mar 18 (9397 750 09571).
		Modifications:
		Delete all references to 74F241A (product discontinued).
		Separate 74F240 and 74F241 into standalone data sheets.
_3	20020318	Product data (9397 750 09571); supersedes previous version.

### Octal inverting buffer

74F240

#### Data sheet status

Level	Data sheet status [1]	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 02-04

Document order number: 9397 750 12941

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Nexperia:

N74F240D,623

### NXP:

<u>N74F240D N74F240D-T N74F240DB N74F240DB-T N74F240D N74F240DB,112 N74F240DB,118 N74F240N,602</u>