# ABBTM-NVC-MDCS56



23.24 x 11.93 x 2.05 mm SMT

### Moisture Sensitivity Level (MSL) – Level 3

Note: MSL3 packaging applies to MOQ of (50) units. Devices sold in less than MOQ quantities will be provided in an ESD bag with Desiccant.

#### **FEATURES**:

- Bluetooth® v2.1+EDR (Class2)
- +4dBm TX power, -86.0dBm RX sensitivity
- Support Profiles: HFP, A2DP, AVRCP, SPP, iAP over Bluetooth for Apple
- UART/I2C master
- 12 digital PIOs
- Support PCM interface (SPDIF, I2S)
- Software Support Apt-X ,AAC, Apt-XLL,
- SBC codec.
- Wakeup interrupt and watchdog timer
- 23.24mm x 11.93mm x 2.05mm
- · SMT pads for easy and reliable PCB mounting,
- FCC ID: OC3BM1856\*
- QDID: B019582\*

\*Note: ABBTM-NVC-MDCS56 crosses to NovaComm P/N: NVC-MDCS56. BQB/FCC/CE certification documentation is under P/N: NVC-MDCS56


#### **GENERAL DESCRIPTION**

ABBTM-NVC-MDCS56 is a class 2 Bluetooth® 2.1+EDR (Enhanced Data Rate) module, based on NovaComm's proprietary technology. It uses CSR's BlueCore5-Multimedia. With internal DSP and audio codec, it is an ideal solution for integrating Bluetooth® audio functions into various products with minima efforts.

With NovaComm's iNova® stack, designers can easily customize their applications to support different Bluetooth profiles, such as HFP, A2DP, AVRCP, SPP. The module has a 16M bits flash to support different combination profiles.

And with the built-in firmware, the module can also be connected with Apple's Authentication Coprocessor to build an iAP over Bluetooth application. Please contact Abracon for more applications.

#### **PIN CONFIGURATION:**



#### **PIN DESCRIPTION:**

Pin	Symbol	І/О Туре	Description
1	GND	Ground	Ground
2	RESETB	CMOS input with weak internal pull-up	Active LOW reset, input debounced so must be low for >5ms to cause a reset
3	SPI_CLK	input with weak internal pull-down	Serial Peripheral interface clock for programming only
4	SPI_MISO	CMOS output, tri-state, with weak internal pull-down	Serial Peripheral Interface output for programming only
5	SPI_MOSI	CMOS input, with weak internal pull-down	Serial Peripheral Interface input for programming only



Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.14.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com

### **APPLICATIONS:**

- · Automobile Hands free applications
- High quality Stereo Headset

(Pb) RoHS/RoHS II compliant

- · Bluetooth speakers
- VoIP handsets
- MP3 players





23.24 x 11.93 x 2.05 mm SMT

## **PIN DESCRIPTION**

Pin	Symbol	І/О Туре	Description
6	SPI_CSB	CMOS input with weak internal pull-up	Chip select for Synchronous Serial Interface for programming only, active low
7	PIO3	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
8	PIO11	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
9	PCM_OUT	CMOS output, tri-state, with weak internal pull-down	Synchronous Data Output
10	MIC_RP	Analogue	Microphone input positive, right
11	MIC_RN	Analogue	Microphone input negative, right
12	PIO0	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
13	PIO1	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
14	PCM_IN	CMOS Input, with weak internal pull- down	Synchronous Data Input
15	GND	Ground	Ground
16	PCM_SYNC	Bi-directional with weak internal pull- down	Synchronous Data Sync
17	RF_GND	RF Ground	RF ground
18	RF_IN	RF	RF Transceiver input/output line
19	RF_GND	RF Ground	RF ground
20	PCM_CLK	Bi-directional with weak internal pull- down	Synchronous Data Clock
21	AIO1	Bi-directional	Analogue programmable input/output line
22	GND	Ground	Ground
23	MIC_LP	Analogue	Microphone input positive, left
24	MIC_LN	Analogue	Microphone input negative, right
25	SPK_LN	Analogue	Speaker output negative, left
26	SPK_LP	Analogue	Speaker output positive, left
27	SPK_RN	Analogue	Speaker output negative, right
28	SPK_RP	Analogue	Speaker output positive, right
29	AIO0	Bi-directional	Analogue programmable input/output line
30	VDD	3V3 power input	3V3 power input
31	USB_DP	Bi-directional	USB data plus with selectable internal 1.5K pull up resistor
32	USB DN	Bi-directional	USB data minus
33	GND	Ground	Ground
34	PIO14	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
35	PIO9	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
36	PIO4	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
37	GND	Ground	Ground
38	UART_TX	Bi-directional CMOS output, tri-state, with weak internal pull-up	UART data output
39	UART_RX	CMOS input with weak internal pull- down	UART data input
40	PIO8	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
41	PIO7	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line
42	PIO6	Bi-directional with programmable strength internal pull-up/down	Programmable input/output line







23.24 x 11.93 x 2.05 mm SMT

### **ELECTRICAL CHARACTERISTICS**

### **Absolute Maximum Rating**

Rating	Min	Max	Unit
Storage Temperature	-40	+125	°C
Operating Temperature Range	-40	+85	°C
PIO Voltage	-0.4	+3.6	V
AIO voltage	-0.4	+1.57	V
VDD Voltage	-0.4	+3.6	V
USB_DP/USB_DN Voltage	-0.4	+3.6	V
Other Terminal Voltages except RF	-0.4	VDD+0.4	V

### **Recommended Operating Conditions**

<b>Operating Condition</b>	Min	Тур	Max	Unit
Storage Temperature	-40		+105	°C
Operating Temperature Range	-40		+85	°C
PIO voltage	+1.7	+3.3	+3.6	V
AIO Voltage	+1.42	+1.5	+1.57	V
VDD Voltage	+2.7	+3.3	+3.6	V

### **INPUT / OUTPUT TERMINAL CHARACTERISTICS**

### **Digital Terminals**

Supply Voltage Levels	Min	Тур	Max	Unit
Input Voltage Levels				
V <sub>IL</sub> input logic level low	-0.3		0.25*VDD	V
V <sub>IH</sub> input logic level high	0.625*VDD		VDD + 0.3	V
Output Voltage Levels	11			
$V_{OL}$ output logic level low, $I_{OL} = 4.0 \text{mA}$			0.125	V
$V_{OH}$ output logic level high, $I_{OH} = -4.0$ mA	0.75*VDD		VDD	V
Input and Tri-state Current				
$I_i$ input leakage current at $V_{in} = VDD$ or $0V$	-100	0	100	nA
$I_{oz}$ tri-state output leakage current at $V_{in} = VDD$ or $0V$	-100	0	100	nA
With strong pull-up	-100	-40	-10	μA
With strong pull-down	10	40	100	μA
With weak pull-up	-5.0	-1.0	-0.2	μΑ
With weak pull-down	-0.2	+1.0	5.0	μΑ
C <sub>I</sub> Input Capacitance	1.0		5.0	pF
Resistive Strength				
R <sub>puw</sub> weak pull-up strength at VDD-0.2V	500		2000	kΩ
$R_{pdw}$ weak pull-down strength at 0.2V	500		2000	kΩ
R <sub>pus</sub> strong pull-up strength at VDD-0.2V	10		50	kΩ
$R_{pds}$ strong pull-down strength at VDD-0.2V	10		50	kΩ







23.24 x 11.93 x 2.05 mm SMT

USB Terminals	Min	Тур	Max	Unit
Input Threshold				
V <sub>IL</sub> input logic level low			0.3*VDD	V
V <sub>IH</sub> input logic level high	0.7*VDD			V
Input Leakage Current	····		•	
GND <vin<vdd (a)<="" td=""><td>-1</td><td>1</td><td>5</td><td>μA</td></vin<vdd>	-1	1	5	μA
C <sub>I</sub> Input capacitance	2.5		10.0	pF
Output Voltage Levels to Correctly	y Terminated USB Ca	ble		
V <sub>OL</sub> output logic level low	0.0		0.2	V
V <sub>OH</sub> output logic level high	2.8		VDD	V

(a) Internal USB pull-up disabled

## **Internal CODEC – Analog to Digital Converter**

Parameter	Condition		Min	Тур	Max	Unit
Resolution					16	Bits
Input Sample Rate, F <sub>sample</sub>		8		44.1	kHz	
		F <sub>sample</sub>				
Signal to Noise Ration, SNR	$f_{in} = 1 kHz$	8kHz		82		
	B/W = 20Hz -> 20kHz	11.025kHz		81		
	A-Weighted THD+N<1% 150mV Vpk-pk	16kHz		80		dB
		22.050kHz		79		
		32kHz		79		
		44.1kHz		78		
Digital Gain	Digital Gain Resolution	n - 1/32  dB	-24		21.5	dB
Analog Gain	Analog Gain Resoluti	on = 3dB	-3		42	dB
Input full scale at maxi	mum gain (differential)			4		mV rms
Input full scale at minimum gain (differential)			800		mV rms	
3dB Bandwidth				20		kHz
Microphone mode inpu	Microphone mode input impedance			6		kΩ
THD+N (microphone i	nput) @ 30mV rms input			0.04		%





23.24 x 11.93 x 2.05 mm SMT

### Internal CODEC – Digital to Analog Converter

Parameter	Condition		Min	Тур	Max	Unit
Resolution					16	Bits
Output Sample Rate, H	sample		8		48	kHz
		F <sub>sample</sub>				
	$f_{in} = 1 kHz$	8kHz		95		
Signal to Noise Ration, SNR	$B/W = 20Hz \rightarrow 20kHz$	11.025kHz		95		
	A-Weighted	16kHz		95		
	THD+N<0.01% 0dBFS signal Load = 100 kΩ	22.050kHz		95		dB
		32kHz		95		
		44.1kHz		95		
		48kHz		95		
Digital Gain	Digital Gain Resolution	n - 1/32  dB	-24		21.5	dB
Analog Gain	Analog Gain Resolut	ion = 3dB	0		-21	dB
Output voltage full sw	ing (differential)			750		mV rms
Allowed Load		Resistive	16		OC	Ω
Allowed Load		Capacitive			500	pF
THD+ N 100 k $\Omega$ load	THD+ N 100 kΩ load				0.01	%
THD+ N 16 Ω load					0.1	%
SNR (Load 16 Ω, 0dB	FS input relative to digital	silence)		95		dB

### **Power Consumption**

Operating Condition	Min	Тур	Max	Unit
Connected Idle (Sniff <sup>(a)</sup> 1.28secs)		0.45		mA
Connected with audio streaming (A2DP)	30	35	40	mA
Deep Sleep Idle mode		50		μA
Radio On (Discovery)		23		mA
Radio On ( Inquiry window time)		35		mA

Note :

Power consumption depends on the firmware used. Typical values are shown in the table.

(a) Sniff mode ----- In Sniff mode, the duty cycle of the slave's activity in the piconet may be reduced. If a slave is in active mode on an ACL logical transport, it shall listen in every ACL slot to the master traffic, unless that link is being treated as a scatternet link or is absent due to hold mode. With sniff mode, the time slots when a slave is listening are reduced, so the master shall only transmit to a slave in specified time slots. The sniff anchor points are spaced regularly with an interval of Tsniff.



### **PHYSICAL INTERFACES**

### **Power Supply**

The module accepts a 3.3V DC power input. Power supply should guarantee good ripple suppression and enough current.

(Pb)

**RoHS/RoHS II compliant** 

### Reset

The module may be reset from several sources: RESETB pin, power-on reset, a UART break character or via software configured watchdog timer.

The RESETB pin is an active low reset and is internally filtered using the internal low frequency clock oscillator. A reset will be performed between 1.5 and 4.0ms following RESETB being active. It is recommended that RESETB be applied for a period greater than 5ms.

At reset the digital I/O pins are set to inputs for bi-directional pins and outputs are tri-state. The pull-down state is shown below.


Pin Name / Group	Pin Status on Reset
USB_DP	N/a
USB_DN	N/a
UART_RX	PD
UART_TX	PU
SPI_MOSI	PD
SPI_CLK	PD
SPI_CSB	PU
SPI_MISO	PD
RESETB	PU
PIOs	PD
PCM_IN	PD
PCM_CLK	PD
PCM_SYNC	PD
PCM_OUT	PD

Note: Pull-up (PU) and pull-down (PD) default to weak values unless specified otherwise.

### **Digital Audio Interfaces**

- The audio interface circuit consists of:
- Stereo audio codec
- Dual audio inputs and outputs
- A configurable PCM, I<sup>2</sup>S or SPDIF interface

Figure 2 outlines the functional blocks of the interface. The codec supports stereo playback and recording of audio signals at multiple sample rates with a resolution of 16-bit. The ADC and the DAC of the codec each contain 2 independent channels. Any ADC or DAC channel can be run at its own independent sample rate.



#### **Figure 2. Audio Interface**



020

23.24 x 11.93 x 2.05 mm SMT



The interface for the digital audio bus shares the same pins as the PCM codec interface described in Table 1 below, which means each of the audio buses are mutually exclusive in their usage. Table 1 lists these alternative functions.

PCM Interface	SPDIF Interface	I <sup>2</sup> S Interface
PCM_OUT	SPDIF_OUT	SD_OUT
PCM_IN	SPDIF_IN	SD_IN
PCM_SYNC		WS
PCM_CLK		SCK

### Table 1. Alternative Functions of the digital Audio Bus Interface on the PCM Interface

The audio input circuitry consists of a dual audio input that can be configured to be either single-ended or fully differential and programmed for either microphone or line input. It has an analogue and digital programmable gain stage for optimization of different microphones.

The audio output circuitry consists of a dual differential class A-B output stage.

### PCM

The audio pulse code modulation (PCM) interface supports continuous transmission and reception of PCM encoded audio data over Bluetooth.

Hardware on ABBTM-NVC-MDCS56 allows the data to be sent to and received from a SCO connection. Up to three SCO connections can be supported by the PCM interface at any one time.

ABBTM-NVC-MDCS56 can operate as the PCM interface master generating PCM\_SYNC and PCM\_CLK or as a PCM interface slave accepting externally generated PCM\_SYNC and PCM\_CLK.

ABBTM-NVC-MDCS56 is compatible with a variety of clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

It supports 13-bit or 16-bit linear, 8-bit u-law or A-law companded sample formats and can receive and transmit on any selection of three of the first four slots following PCM\_SYNC.

ABBTM-NVC-MDCS56 interfaces directly to PCM audio devices including the following:

- Qualcomm MSM 3000 series and MSM 5000 series CDMA baseband devices
- OKI MSM7705 four channel A-law and  $\mu$ -law CODEC
- Motorola MC145481 8-bit A-law and  $\mu$ -law CODEC
- Motorola MC145483 13-bit linear CODEC
- STW 5093 and 5094 14-bit linear CODECs(8)
- ABBTM-NVC-MDCS56 is also compatible with the Motorola SSI interface








23.24 x 11.93 x 2.05 mm SMT

### **Digital Audio Interface (I<sup>2</sup>S)**

The digital audio interface supports the industry standard formats for  $I^2S$ , left-justified or right-justified. The interface shares the same pins of the PCM interface as Table 11.

The I<sup>2</sup>S interface can be enabled by using ACCI commands. The module is an I<sup>2</sup>S slave device with the default firmware. Please contact Abracon for special firmware when using the module as an I<sup>2</sup>S master.

The I<sup>2</sup>S support following formats:



Symbol	Parameter	Min	Тур	Max	Unit
	SCK Frequency			6.2	MHz
	WS Frequency			96	kHz
t <sub>opd</sub>	SCK to SC_OUT delay			20	ns
t <sub>spd</sub>	SCK to WS delay			20	ns
t <sub>isu</sub>	SD_IN to SCK setup time	20			ns
t <sub>ih</sub>	SD_IN to SCK hodl time	10			ns

#### Table 3. Digital Audio Interface Master Timing



### RoHS/RoHS II compliant



23.24 x 11.93 x 2.05 mm SMT

### IEC 60958 Interface (SPDIF)


The IEC 60958 interface is a digital audio interface that uses bi-phase coding to minimize the DC content of the transmitted signal and allows the receiver to decode the clock information from the transmitted signal. The IEC 60958 specification is based on the 2 industry standards:

- AES/EBU
- Sony and Philips interface specification SPDIF

The interface is compatible with IEC 60958-1, IEC 60958-3 and IEC 60958-4.

The SPDIF interface signals are SPDIF\_IN and SPDIF\_OUT and are shared on the PCM interface pins. The input and output stages of the SPDIF pins can interface to:

- A 75 $\Omega$  coaxial cable with an RCA connector, see Figure 6.
- An optical link that uses Toslink optical components, see Figure 7.



#### Figure 6. Example Circuit for SPDIF Interface (Co-Axial)




Figure 7. Example Circuit for SPDIF Interface (Optical)

CORPORATION





# ABBTM-NVC-MDCS56





23.24 x 11.93 x 2.05 mm SMT

### **Microphone Input**




Figure 8. Microphone Biasing (Single Channel Shown)

The audio input is intended for use in the range from  $1\mu A$  @ 94dB SPL to about  $10\mu A$  @ 94dB SPL. With biasing resistors R1 and R2 equal to  $1k\Omega$ , this requires microphones with sensitivity between about -40dBV and -60dBV. The microphone for each channel should be biased as shown in Figure 8.

### **Analog Output Stage**

The output stage digital circuitry converts the signal from 16-bit per sample, linear PCM of variable sampling frequency to a 2Mbits/s 5-bit multi-bit bit stream, which is fed into the analogue output circuitry.

The output stage circuit is comprised a DAC with gain setting and class AB amplifier. The output is available as a differential signal between SPKR\_A\_N and SPKR\_L\_P for the right channel, as Figure 9 shows, and between SPKL\_B\_N and SPKL\_B\_P for the left channel.




Figure 9. Speaker output

### **RF Interface**

Input impedance of the RF port is  $50\Omega$  so the user can connect a  $50\Omega$  antenna directly to the RF port.

### **General Purpose Analog IO**

The module has two general-purpose analogue interface pins, AIO0 and AIO1. These are used to access internal circuitry and control signals. Auxiliary functions available via these pins include a 10-bit ADC. Signals selectable at these pins include the band gap reference voltage and a variety of clock signals: 64, 48, 32, 24, 16, 12, 8, 6 and 2MHz (outputted from AIO0 only) and the XTAL and XTAL/2 clock frequency (outputted from AIO0 and AIO1).

Please do not connect them if not use.

### **General Purpose Digital IO**

The module has several general-purpose bi-directional input/outputs (I/O). Any of the PIO lines can be configured as interrupt request lines or wake-up lines from sleep modes.

There are nine general purpose digital IOs defined in the module. All these GPIOs can be configured by software to realize various functions, such as button controls, LED displays or interrupt signals to host controller, etc. Please do not connect them if not use.



### **SERIAL INTERFACES**

### **Bluetooth UART**

The module has a standard UART serial interface that provides a simple mechanism for communicating using RS232 protocol. When the module is connected to another digital device, UART\_RX and UART\_TX transfer data between the 2 devices.

Parameter		Possible Values
Baud Rate	Minimum	1200 baud (≤2%Error)
		9600 baud (≤1%Error)
	Maximum	4M baud (≤1%Error)
Flow Control		RTS/CTS or None
Parity		None, Odd or Even
Number of Stop Bits		1 or 2
Bits per Byte		8

### **Table 4. Possible UART Settings**

### USB


This is a full speed (12M bits/s) USB interface for communicating with other compatible digital devices. The module acts as a USB peripheral, responding to request from a master host controller, such as a PC.

The USB interface is capable of driving a USB cable directly. No external USB transceiver is required. The device operates as a USB peripheral, responding to requests from a master host controller such as a PC. Both the OHCI and the UHCI standards are supported. The set of USB endpoints implemented can behave as specified in the USB section of the Bluetooth specification v2.0+EDR or alternatively can appear as a set of endpoints appropriate to USB audio devices such as speakers.

The module has an internal USB pull-up resistor. This pulls the USB\_DP pin weakly high when module is ready to enumerate. It signals to the USB master that it is a full speed (12Mbit/s) USB device.

### I<sup>2</sup>C

PIO8, PIO7 and PIO6 can be used to form a master  $I^2C$  interface as shown in Figure 10. PIO lines need to be pulled up through 2.2Kohm resistors.



### Figure 10. Example EEPROM Connection with I<sup>2</sup>C Interface

### **SPI Interface**

The synchronous serial port interface (SPI) is used for flash/debug the module only. It cannot be used for any user functionality. Please always design test points for this interface on the PCB in case there is need to re-flash the module or flash-in-field in manufacture.





**RoHS/RoHS II compliant** 

(Pb)

# ABBTM-NVC-MDCS56

### **iNOVA STACK**





Figure 11 Software Stack

ABBTM-NVC-MDCS56 is supplied with Bluetooth 2.1+EDR compliant stack firmware. With Novacomm's iNova profilestacks, the host MCU can easily integrate HFP, A2DP, AVRCP, SPP, HID profiles and iAP over Bluetooth functions.

### **REFERENCE DESIGN**







Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.14.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com



23.24 x 11.93 x 2.05 mm SMT

(Pb) RoHS/RoHS II compliant

## **RF LAYOUT GUIDELINE**

ABBTM-NVC-MDCS56 requires an external antenna to radiate and receive the RF signals. Please follow general RF design guidelines to ensure a good RF performance.

### Placement of the Module and Antenna

If PCB antenna is used, please take precaution with the antenna placement. Figure 13 shows some examples of the antenna placement.

- (1), (2), (3): Recommended antenna placement
- ④ : Placement not recommended




Figure 13. Placement of the Module and Antenna on a PCB Board

### **Feed Line and Antenna**

The impedance of the feed line between the RF port and the antenna shall be  $50\Omega$ .

- A good ground directly under the feed line is always needed for impedance control.
- Route the feed line as curve lines when needed, avoid 90 or even less degree angles style.
- The width of the feed line, the distance of the feed line to the ground plane are keys to the impedance. Please ask your PCB supplier to control the impedance of the feed line.

For the antenna,

- When PCB antenna is used, matching networks shall be used to optimize the antenna's signal strength.
- Use as many vias as possible to connect the ground planes nearby the antenna.




Figure 14. Antenna Reference Design



Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.14.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com



23.24 x 11.93 x 2.05 mm SMT

**RoHS/RoHS II compliant** 

(Pb)





23.24 x 11.93 x 2.05 mm SMT

### **REFLOW PROFILE:**

ABBTM-NVC-MDCS56 is compatible with industrial standard reflow profile for Pb-free solders. The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder re-flow. There are four zones:

1. Preheat Zone - This zone raises the temperature at a controlled rate, typically 1-2.5°C/s.

2. Equilibrium Zone - This zone brings the board to a uniform temperature and also activates the flux. The duration in this zone (typically 2-3 minutes) will need to be adjusted to optimise the out gassing of the flux.

3. Reflow Zone- The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint.

4. Cooling Zone - The cooling rate should be fast, to keep the solder grains small which will give a longer lasting joint. Typical rates will be 2-5°C/s.





Figure 15. Typical Lead-Free Reflow Solder Profile for ABBTM-NVC-MDCS56




ABRACON IS ISO 9001:2008 CERTIFIED



ABBTM-NVC-MDCS56

### **PACKAGING:**



**ATTENTION:** Abracon Corporation's products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon's products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon Corporation is required. Please contact Abracon Corporation for more information.

ABRACON IS ISO 9001:2008 CERTIFIED



Visit www.abracon.com for Terms & Conditions of Sale **Revised: 08.14.13** 30332 Esperanza, Rancho Santa Margarita, California 92688 tel 949-546-8000 | fax 949-546-8001 | www.abracon.com



23.24 x 11.93 x 2.05 mm SMT

RoHS/RoHS II compliant

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ABRACON: ABBTM-NVC-MDCS56