nRF52840

Product Specification v1.11



Feature list

Features:

- Bluetooth 5, IEEE 802.15.4-2006, 2.4 GHz transceiver
 - -95 dBm sensitivity in 1 Mbps Bluetooth low energy mode
 - -103 dBm sensitivity in 125 kbps Bluetooth low energy mode (long range)
 - -20 to +8 dBm TX power, configurable in 4 dB steps
 - On-air compatible with nRF52, nRF51, nRF24L, and nRF24AP Series devices
 - Supported data rates:
 - Bluetooth 5 2 Mbps, 1 Mbps, 500 kbps, and 125 kbps
 - IEEE 802.15.4-2006 250 kbps
 - Proprietary 2.4 GHz 2 Mbps, 1 Mbps
 - Single-ended antenna output (on-chip balun)
 - 128-bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)
 - 4.8 mA peak current in TX (0 dBm)
 - 4.6 mA peak current in RX
 - RSSI (1 dB resolution)
- Arm Cortex -M4 32-bit processor with FPU, 64 MHz
 - 212 EEMBC CoreMark® score running from flash memory
 - 52 μA/MHz running CoreMark from flash memory
 - Watchpoint and trace debug modules (DWT, ETM, and ITM)
 - Serial wire debug (SWD)
- Rich set of security features
 - Arm TrustZone [®] CryptoCell [™] 310 security subsystem
 - NIST SP800-90A and SP800-90B compliant random number generator
 - AES-128 ECB, CBC, CMAC/CBC-MAC, CTR, CCM/CCM*
 - Chacha20/Poly1305 AEAD supporting 128- and 256-bit key size
 - SHA-1 and SHA-2 up to 256 bit
 - Keyed-hash message authentication code (HMAC)
 - RSA up to 2048-bit key size
 - SRP up to 3072-bit key size
 - ECC support for most used curves, including P-256 (secp256r1) and Ed25519/Curve25519
 - Application key management using derived key model
 - Secure boot ready
 - Flash access control list (ACL)
 - Root-of-trust (RoT)
 - Debug control and configuration
 - Access port protection (CTRL-AP)
 - Secure erase

- · Flexible power management
 - 1.7 V to 5.5 V supply voltage range
 - On-chip DC/DC and LDO regulators with automated low current modes
 - 1.8 V to 3.3 V regulated supply for external components
 - Automated peripheral power management
 - Fast wake-up using 64 MHz internal oscillator
 - 0.4 μA at 3 V in System OFF mode, no RAM retention
 - 1.5 μA at 3 V in System ON mode, no RAM retention, wake on RTC
- 1 MB flash and 256 kB RAM
- Advanced on-chip interfaces
 - USB 2.0 full speed (12 Mbps) controller
 - QSPI 32 MHz interface
 - High-speed 32 MHz SPI
 - Type 2 near field communication (NFC-A) tag with wake-on field
 - Touch-to-pair support
 - Programmable peripheral interconnect (PPI)
 - 48 general purpose I/O pins
 - EasyDMA automated data transfer between memory and peripherals
- Nordic SoftDevice ready with support for concurrent multiprotocol
- 12-bit, 200 ksps ADC 8 configurable channels with programmable gain
- 64 level comparator
- 15 level low-power comparator with wake-up from System OFF mode
- Temperature sensor
- Four 4 channel pulse width modulator (PWM) units with EasyDMA
- Audio peripherals I²S, digital microphone interface (PDM)
- Five 32-bit timers with counter mode
- Up to four SPI masters/three SPI slaves with EasyDMA
- Up to two I²C compatible two-wire master/slave
- Two UART (CTS/RTS) with EasyDMA
- Quadrature decoder (QDEC)
- Three real-time counters (RTC)
- Single crystal operation
- Package variants
 - aQFN73[™] package, 7 x 7 mm
 - QFN48 package, 6 x 6 mm
 - WLCSP package, 3.544 x 3.607 mm



4413_417 v1.11 ii

Applications:

- Advanced computer peripherals and I/O devices
 - Mouse
 - Keyboard
 - Multi-touch trackpad
- Advanced wearable devices
 - Health/fitness sensors and monitoring devices
 - Wireless payment enabled devices

- Internet of things (IoT)
 - Smart home sensors and controllers
 - Industrial IoT sensors and controllers
- Interactive entertainment devices
 - Remote controls
 - Gaming controllers



4413_417 v1.11 iii

Contents

	Feature list.	ii
1	Revision history.	12
2	About this document.	16
	2.1 Document status.	16
	2.2 Peripheral chapters	16
	2.2.1 Peripheral naming conventions	16
		17
		17
		17
	8	18 18
3	Block diagram.	19
4	Core components.	20
	4.1 CPU	20
		20
		20
	4.1.3 Electrical specification	21
	4.2 Memory	21
	,	22
	,	22
	/ 1	22
		24
	,	2526
		26
		26
		26
		26
		27
	4.3.7 Partial erase of a page in flash	27
	4.3.8 Cache	27
	4.3.9 Registers	28
	•	31
	,	32
	•	32
		46
		46
	,	63 65
	,	65
	,	66
	•	67
		68
		68
		71
		73



4413_417 v1.11 iv

	4.8.5 Real-time debug	73
	4.8.6 Trace	73
5	Power and clock management.	75
J	Ü	
	6 , ,	75
	•	75
	•	76
		81
		81
	11 /	86
	,	87
	,	88
	•	88
		89
		90
	·	155
		L57
		158
		159
		162
	5.4.4 Electrical specification	L70
6	Peripherals	73
	6.1 Peripheral interface	L73
	·	L73
	·	L72
	·	L7- L74
		L74
		., L74
		174
		175
		175
	•	176
		176
		176
		L77
	'	L77
		L77
		182
	•	182
		L84
		192
	· ·	193
	6.4.2 Encryption	193
	6.4.3 Decryption	L94
	6.4.4 AES CCM and RADIO concurrent operation	195
	6.4.5 Encrypting packets on-the-fly in radio transmit mode	195
	6.4.6 Decrypting packets on-the-fly in RADIO receive mode	196
	6.4.7 CCM data structure	L97
	6.4.8 EasyDMA and ERROR event	198
		198
	6.4.10 Electrical specification	205
	6.5 COMP — Comparator	205



6.5.1 Differential mode	207
6.5.2 Single-ended mode	208
6.5.3 Registers	209
6.5.4 Electrical specification.	216
6.6 CRYPTOCELL — Arm TrustZone CryptoCell 310	217
	218
	218
	218
	219
	219
,, , ,	220
	220
	221
	221
	222
	223
e e e e e e e e e e e e e e e e e e e	223 224
	286
	200 304
	304 305
	305 305
,	
	305
	305
!	308
6	308
	308
·	322
! ! , !	322
<u> </u>	322
	324
!	370
	371
	371
	372
6.10.3 Tasks and events pin configuration.	372
	373
6.11 I ² S — Inter-IC sound interface.	391
6.11.1 Mode	391
6.11.2 Transmitting and receiving.	391
6.11.3 Left right clock (LRCK).	392
6.11.4 Serial clock (SCK).	392
6.11.5 Master clock (MCK).	393
6.11.6 Width, alignment and format.	394
6.11.7 EasyDMA.	395
	397
6.11.9 Pin configuration.	399
6.11.10 Registers	400
	409
·	410
	411
	411
	412
	418
·	418



4413_417 v1.11 vi

6.13.1 Registers	419
6.14 NFCT — Near field communication tag	451
6.14.1 Overview	452
6.14.2 Operating states	454
6.14.3 Pin configuration.	455
6.14.4 EasyDMA	455
	456
	457
	458
· · · · · · · · · · · · · · · · · · ·	459
	460
	460
	461
	461
	461
ě	479
	480
	481
	481
	481
	481
,	482
·	483
	484
	490
	490
	492
	493
9	541
	542
	542 545
	552
6.17.4 Pin configuration.	552 553
6	
	565
1 0	566
!	566
	567
	567
	568
	568
	568
	579
	579
	579
•	580
,	580
•	580
· ·	580
	581
	582
	582
·	582
6.19.10 Registers	587



6.19.11 Electrical specification.	599
6.20 RADIO — 2.4 GHz radio	599
6.20.1 Packet configuration	600
6.20.2 Address configuration	601
6.20.3 Data whitening	602
6.20.4 CRC	602
6.20.5 Radio states	603
6.20.6 Transmit sequence	603
6.20.7 Receive sequence.	605
6.20.8 Received signal strength indicator (RSSI).	606
6.20.9 Interframe spacing.	606
6.20.10 Device address match.	607
	608
6.20.12 IEEE 802.15.4 operation.	608
6.20.13 EasyDMA	616
6.20.14 Registers.	617
6.20.15 Electrical specification.	650
	656
S Comment of the comm	
6.21.1 Bias correction	657
6.21.2 Speed	657
6.21.3 Registers	657
6.21.4 Electrical specification.	659
6.22 RTC — Real-time counter.	659
6.22.1 Clock source	660
6.22.2 Resolution versus overflow and the PRESCALER	660
6.22.3 COUNTER register	661
6.22.4 Overflow features	661
6.22.5 TICK event	661
6.22.6 Event control feature	662
6.22.7 Compare feature	662
6.22.8 TASK and EVENT jitter/delay.	664
6.22.9 Reading the COUNTER register	666
6.22.10 Registers	667
6.23 SAADC — Successive approximation analog-to-digital converter	675
6.23.1 Channel and input configuration	675
6.23.2 Operation modes	677
6.23.3 Digital output.	679
6.23.4 EasyDMA.	679
6.23.5 Event monitoring using limits.	680
6.23.6 Calibration.	681
6.23.7 Registers.	681
6.23.8 Electrical specification.	714
6.24 SPI — Serial peripheral interface master.	715
6.24.1 Functional description.	715
6.24.2 Registers	718
6.24.3 Electrical specification.	722
6.25 SPIM — Serial peripheral interface master with EasyDMA.	723
6.25.1 SPI master transaction sequence.	724
6.25.2 D/CX functionality.	725
6.25.3 Pin configuration	726 726
6.25.4 EasyDMA.	
6.25.5 Low power.	727
6.25.6 Registers.	727
6.25.7 Electrical specification	739



4413_417 v1.11 Viii

'	740
	740
6.26.2 EasyDMA.	741
6.26.3 SPI slave operation.	741
6.26.4 Pin configuration.	743
6.26.5 Registers	744
6.26.6 Electrical specification	752
6.27 SWI — Software interrupts	754
	754
	754
	754
	760
	761
	761
·	761
•	762
	762
'	763
· ·	764
!	765
	765
	, 03 773
	773
	, , 5 775
!	, , 5 775
!	, , 5 775
1	, , 5 775
1 /	, , 5 775
0 -	785
	787
,	787
	788
·	789
	790
6.31.6 Master mode pin configuration.	
	790
	750 801
·	802
j	802
·	804
,	804 804
	806
	807
	807
	808
	808
	808
	819
·	819 819
·	819 819
·	819 820
	820 820
	820 820
	820 821
U.D.D. NECEDITOR	OLI



4413_417 v1.11 ix

6.33.6 Suspending the UART.	822
6.33.7 Error conditions	822
6.33.8 Using the UART without flow control	822
6.33.9 Parity and stop bit configuration	822
6.33.10 Registers	822
6.33.11 Electrical specification.	831
6.34 UARTE — Universal asynchronous receiver/transmitter with EasyDMA	831
6.34.1 EasyDMA	832
6.34.2 Transmission.	832
6.34.3 Reception	833
6.34.4 Error conditions	835
6.34.5 Using the UARTE without flow control	835
6.34.6 Parity and stop bit configuration.	835
6.34.7 Low power	835
6.34.8 Pin configuration.	836
6.34.9 Registers	836
6.34.10 Electrical specification.	849
6.35 USBD — Universal serial bus device.	849
6.35.1 USB device states.	850
6.35.2 USB terminology.	851
6.35.3 USB pins	852
	852
6.35.5 USB pull-up	853
6.35.6 USB reset.	853
6.35.7 USB suspend and resume.	854
6.35.8 EasyDMA	855
6.35.9 Control transfers.	856
6.35.10 Bulk and interrupt transactions.	859
6.35.11 Isochronous transactions.	861
6.35.12 USB register access limitations.	864
6.35.13 Registers	864
6.35.14 Electrical specification.	918
6.36 WDT — Watchdog timer.	918
6.36.1 Reload criteria.	919
6.36.2 Temporarily pausing the watchdog.	919
6.36.3 Watchdog reset.	919
6.36.4 Registers.	919
6.36.5 Electrical specification.	925
0.50.5 Electrical Specification.	525
Hardware and layout.	926
,	
7.1 Pin assignments	926
7.1.1 aQFN73 ball assignments	926
7.1.2 QFN48 pin assignments	929
7.1.3 WLCSP ball assignments	931
7.2 Mechanical specifications	935
7.2.1 aQFN73 7 x 7 mm package	935
7.2.2 QFN48 6 x 6 mm package.	936
7.2.3 WLCSP 3.544 x 3.607 mm package	937
7.3 Reference circuitry.	937
7.3.1 Circuit configuration no. 1 for QIAA aQFN73.	939
7.3.2 Circuit configuration no. 2 for QIAA aQFN73.	941
7.3.3 Circuit configuration no. 3 for QIAA aQFN73.	943
7.3.4 Circuit configuration no. 4 for QIAA aQFN73.	945
7.3.5 Circuit configuration no. 5 for QIAA aQFN73.	947



	7.3.6 Circuit configuration no. 6 for QIAA aQFN73	. 949
	7.3.7 Circuit configuration no. 7 for QIAA aQFN73.	. 951
	7.3.8 Circuit configuration no. 1 for QFAA QFN48	953
	7.3.9 Circuit configuration no. 1 for CKAA WLCSP	955
	7.3.10 Circuit configuration no. 2 for CKAA WLCSP	. 957
	7.3.11 Circuit configuration no. 3 for CKAA WLCSP	. 959
	7.3.12 Circuit configuration no. 4 for CKAA WLCSP	. 961
	7.3.13 Circuit configuration no. 5 for CKAA WLCSP	. 963
	7.3.14 Circuit configuration no. 6 for CKAA WLCSP	. 965
	7.3.15 PCB guidelines	. 967
	7.3.16 PCB layout example	968
	7.3.17 PMIC support	969
	7.4 Package thermal characteristics	970
	7.5 Package Variation	. 970
	7.5.1 QFN48	970
8	Recommended operating conditions	971
8	Recommended operating conditions	
8	Recommended operating conditions	
	8.1 WLCSP light sensitivity	. 971
9		
9	8.1 WLCSP light sensitivity	. 971 972
	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information.	. 971 972 974
9	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking.	. 971 972 974
9	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking. 10.2 Box labels.	. 971 972 974 974 974
9	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking. 10.2 Box labels. 10.3 Order code.	971 972 974 974 974 975
9	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking. 10.2 Box labels. 10.3 Order code. 10.4 Code ranges and values.	971 972 974 974 974 975 976
9	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking. 10.2 Box labels. 10.3 Order code.	971 972 974 974 974 975 976
9 10	8.1 WLCSP light sensitivity. Absolute maximum ratings. Ordering information. 10.1 Device marking. 10.2 Box labels. 10.3 Order code. 10.4 Code ranges and values.	971 972 974 974 974 975 976



4413_417 v1.11 Xi

1 Revision history

Date	Version	Description
October 2024	1.11	 The following content has been added or updated: Updated content in the following chapters: CRYPTOCELL – Example code for the CRYPTOCELL HASH engine. Ordering information – Added nRF52840-CKAA-F-R7 and nRF52840-CKAA-R7 order codes.
July 2024	1.10	The following content has been added or updated: • Added content in the following chapters: • UICR – Unused registers • Instantiation – Added CRYPTOCELL components • Updated content in the following chapters: • PWM – Wave counter section • CRYPTOCELL – Updated description
February 2024	1.9	 The following content has been added or updated: Added content in the following chapters: Pin assignments – Recommended usage for pin P0.18 as QSPI CSN for WLCSP package RADIO – Parameters PACP,R, IEEE 802.15.4 and PACP,A, IEEE 802.15.4 SAADC – Sections Shared Resources, and Operation Modes SPI, TWI, and UART – RXD register description Updated content in the following chapters: FICR – INFO.VARIANTS and INFO.PART NVMC – Removed deprecated registers ERASEPCR1 and ERASEPCR0 Ordering information – MOQ for the nRF52840-QFAA-F-R7 device PWM – Example and images in Wave Counter section SAADC – Removed t_{ACQ} parameters SPIS – Electrical parameters t_{SPIS,VSO}, t_{SPIS,HSO}, t_{SPIS,SUSI}, and t_{SPIS,HSI}. Removed deprecated registers About this document – Permissions table Reference circuitry – Circuit configuration no. 1 for QFAA QFN48 package Editorial changes
December 2023	1.8	The following content has been added:




Date	Version	Description
		Reference circuitry – PMIC support section
November 2021	1.7	The following content has been added or updated: • Absolute maximum ratings – Updated aQFN73 ESD CDM maximum value according to PCN162
November 2021	1.6	 The following content has been added or updated: Ordering information – Build codes Dxx not recommended for new designs Editorial changes
September 2021	1.5	The following content has been added or updated: • Mechanical specifications – Updated aQFN73 mechanical specification according to PCN148
June 2021	1.4	The following content has been added or updated: Added information for the QFN48 package variant in Absolute maximum ratings FICR Ordering information Package variation Reference circuitry Mechanical specifications Pin assignments POWER Package thermal characteristics – Added QFN48 and WLCSP thermal resistance and updated aQFN73 with JEDEC PCB numbers
April 2021	1.3	 UICR – Added value HwDisabled to APPROTECT register. Debug and trace – Added description of APPROTECT functionality for devices where APPROTECT is controlled by hardware and software. Added peripheral APPROTECT with necessary registers to control APPROTECT for devices where APPROTECT is controlled by hardware and software. GPIO – Added missing NFC parameters C_{PAD_NFC} and I_{NFC_LEAK}. Pin assignments – Added note that DEC5 is not connected for aQFN73, and WLCSP build codes Fxx and later. Mechanical specifications – Corrected min/max values of WLCSP D and E dimensions. Reference circuitry – Updated aQFN73 and WLCSP reference circuitry with note on DEC5. Ordering information – Updated box labels. Added new product options.



Date	Version	Description
January 2021	1.2	The following content has been added or updated:
	•	Absolute maximum ratings – Added footnote on HTOL
		supply. Increased Flash memory retention to 10 years at 85°C.



Date	Version	Description
		 Recommended operating conditions – Added parameter T_J and WLCSP package light sensitivity section. Editorial changes.
February 2019	1.1	The following content has been added or updated:
		 Added information for the WLCSP package variant in Pin assignments, Mechanical specifications, Reference circuitry, FICR, Absolute maximum ratings, and Ordering information. Reference circuitry – Updated RF-Match in aQFN73 reference circuitry for all configurations. Added optional 4.7 Ω resistor to USB supply. UICR – Removed NRFFW[13] and NRFFW[14] registers. CPU on page 20 – Corrected value of parameter CM_{FLASH/mA}. POWER – Clarified range of voltages in both Normal and High voltage modes. CLOCK – Corrected value of parameter P_{D_LFXO} to a less restrictive value. EasyDMA – Added section about EasyDMA error handling. Corrected example code in section EasyDMA array list. NVMC – Added note about the necessity to halt the CPU before issuing NVMC commands from the debugger. ACL – Corrected register access to ReadWriteOnce (RWO) for some registers. I₂S – Removed invalid values from register MCKFREQ, see parameter f_{MCK}. Fixed figure for Memory mapping for 8-bit stereo. SAADC – Corrected description of functionality of SAMPLE task. SPIS – Exposed the LIST register. Corrected SPI modes table. TWIS – Exposed the LIST register. UART – Added STOP bit configuration description. RADIO – Added equations to convert from HW RSSI to 802.15.4 range and dBm. Clarified RSSI timing. Clarified that TX ramp up time is affected by RU field in MODECNFO. Added IEEE 802.15.4 radio timing parameters to the electrical specifications. Added sensitivity parameter for 2 Mbit NRF mode. USBD – Pointed that isochronous transfers have to be finished before the next SOF event, or the result of the transfer is undefined. Legal notices on page 979 – Updated text and image.
March 2018	1.0	First release





2 About this document

This document is organized into chapters that are based on the modules and peripherals available in the IC

2.1 Document status

The document status reflects the level of maturity of the document.

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 1.0. This document contains target specifications for product development.
Product Specification (PS)	Applies to document versions 1.0 and higher. This document contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Table 1: Defined document names

2.2 Peripheral chapters

The chapters describing peripherals include the following information:

- A detailed functional description of the peripheral.
- The register configuration for the peripheral.
- The electrical specification tables, containing performance data which apply for the operating conditions described in Recommended operating conditions on page 971.

2.2.1 Peripheral naming conventions

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference.

This name is used in chapter headings and references, and it will appear in the Arm Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.





2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

2.3.1 Fields and values

The **Id (Field Id)** row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value ID** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value ID** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a $0 \times$ prefix, decimal values have no prefix.

The **Value** column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value ID**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

2.3.2 Permissions

Different fields in a register might have different access permissions enforced by hardware.

The access permission for each register field is documented in the Access column in the following ways:

Access	Description	Hardware behavior
R	Read-only	Field can only be read. A write will be ignored.
W	Write-only	Field can only be written. A read will return an undefined value.
RW	Read-write	Field can be read and written multiple times.
W1	Write-once	Field can only be written once per reset. Any subsequent write will be ignored. A read will return an undefined value.
RW1	Read-write-once	Field can be read multiple times, but only written once per reset. Any subsequent write will be ignored.
WOC	Write 0 to clear	Field can be read multiple times. A zero clears (set to zero) the corresponding bit in the register. Bits set to one are ignored.
W1C	Write 1 to clear	Field can be read multiple times. A one clears (set to zero) the corresponding bit in the register. Bits set to zero are ignored.
W1S	Write 1 to set	Field can be read multiple times. A one sets the corresponding bit in the register. Bits set to zero are ignored.
RME	Read Modify External	When read, a side effect occurs.

Table 2: Register field permission schemes



2.4 Registers

Register overview

Register	Offset	Description
DUMMY	0x514	Example of a register controlling a dummy feature

2.4.1 DUMMY

Address offset: 0x514

Example of a register controlling a dummy feature

Bit nu	umber		31 30 29	9 28 27	26 25	24 2	23 2	22 21	1 20 1	19 18	3 17	16 1	.5 14	13	12 1:	1 10	9	8	7	6 5	5 4	3	2	1 (
ID					T H	G	F	E D	D	D C	С	С						В						A A	
Reset	t 0x00050002		0 0 0	0 0	0 0	0	0	0 0	0	0 1	0	1 (0 0	0	0 0	0	0	0	0	0 (0	0	0	1 (
ID																									
Α	RW FIELDO					1	Exa	mple	of a	read-	-writ	e fie	ld w	ith s	evera	ıl er	um	erat	ed	valu	es				
	Dis	sabled	0			1	The	exan	mple	featu	ire is	disa	bled	ł											
	No	rmalMode	1			1	The	exan	mple	featu	ire is	ena	bled	l in n	orma	ıl m	ode								
	Ext	tendedMode	2			1	The	exan	mple	featu	ıre is	ena	bled	alo	ng wi	th e	xtra	fun	ctic	nali	ty				
В	RW FIELD1					ı	Exa	mple	of a	depr	ecat	ed re	ead-	write	field	ı									
						7	This	s field	d is de	eprec	cated	d.													
	Dis	sabled	0			1	The	over	rride	featu	ıre is	disa	blec	i											
	Ena	abled	1			7	The	over	rride	featu	ıre is	ena	bled												
С	RW FIELD2					ı	Exar	mple	of a	read-	-writ	e fie	ld w	ith a	valio	l rar	ige (of va	lue	es					
	Val	lidRange	[27]			1	Exar	mple	of al	lowe	d va	lues	for t	his f	ield										
D	RW FIELD3					ı	Exar	mple	of a	read-	-writ	e fie	ld w	ith r	o res	tric	tion	on	he	valu	ies				
E	R FIELD4					ı	Exa	mple	of a	read-	-only	/ fiel	d												
F	W FIELD5					1	Exa	mple	of a	write	e-onl	y fie	ld												
G	RW FIELD6					1	Exar	mple	of a	write	e-one	e-to-	clea	r fiel	d										
	W1C																								
Н	RW FIELD7					1	Exa	mple	of a	write	e-zer	o-to	-clea	r fie	ld										
	W0C																								
I	RW FIELD8					1	Exa	mple	of a	field	that	cau	ses a	side	e effe	ct w	her	rea	d						
	RME																								



3 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.




Figure 1: Block diagram



4 Core components

4.1 CPU

The Arm Cortex-M4 processor with floating-point unit (FPU) has a 32-bit instruction set (Thumb[®]-2 technology) that implements a superset of 16- and 32-bit instructions to maximize code density and performance.

This processor implements the following features that enable energy-efficient arithmetic and high-performance signal processing.

- Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- · Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions
- Single-precision floating-point unit (FPU)

The Arm Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the Arm Cortex processor series is implemented and available for the M4 CPU.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the nested vectored interrupt controller (NVIC).

Executing code from flash memory will have a wait state penalty on the nRF52 Series. An instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see Cache on page 27. The Electrical specification on page 21 shows CPU performance parameters including wait states in different modes, CPU current and efficiency, and processing power and efficiency based on the CoreMark benchmark.

The Arm system timer (SysTick) is present on nRF52840. The SysTick's clock will only tick when the CPU is running or when the system is in debug interface mode.

4.1.1 Floating point interrupt

The floating point unit (FPU) may generate exceptions when used due to e.g. overflow or underflow, which in turn will trigger the FPU interrupt.

See Instantiation on page 24 for more information about the exceptions triggering the FPU interrupt.

To clear the IRQ (interrupt request) line when an exception has occurred, the relevant exception bit within the floating-point status and control register (FPSCR) needs to be cleared. For more information about the FPSCR or other FPU registers, see *Cortex-M4 Devices Generic User Guide*.

4.1.2 CPU and support module configuration

The Arm Cortex-M4 processor has a number of CPU options and support modules implemented on the IC.



Option / Module	Description	Implemented
Core options		
NVIC	Nested vector interrupt controller	48 vectors
PRIORITIES	Priority bits	3
WIC	Wakeup interrupt controller	NO
Endianness	Memory system endianness	Little endian
Bit-banding	Bit banded memory	NO
DWT	Data watchpoint and trace	YES
SysTick	System tick timer	YES
Modules		
MPU	Memory protection unit	YES
FPU	Floating-point unit	YES
DAP	Debug access port	YES
ETM	Embedded trace macrocell	YES
ITM	Instrumentation trace macrocell	YES
TPIU	Trace port interface unit	YES
ETB	Embedded trace buffer	NO
FPB	Flash patch and breakpoint unit	YES
НТМ	AMBA® AHB trace macrocell	NO

4.1.3 Electrical specification

4.1.3.1 CPU performance

The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark benchmark. It includes power regulator and clock base currents. All other blocks are IDLE.

Symbol	Description	Min.	Тур.	Max.	Units
W _{FLASH}	CPU wait states, running CoreMark from flash, cache disabled			2	
W _{FLASHCACHE}	CPU wait states, running CoreMark from flash, cache enabled			3	
W _{RAM}	CPU wait states, running CoreMark from RAM			0	
CM _{FLASH}	CoreMark, running CoreMark from flash, cache enabled		212		CoreMark
CM _{FLASH/MHz}	CoreMark per MHz, running CoreMark from flash, cache enabled		3.3		CoreMark/
					MHz
CM _{FLASH/mA}	CoreMark per mA, running CoreMark from flash, cache enabled, DCDC 3V		64		CoreMark/mA

4.2 Memory

The nRF52840 contains 1024 kB of flash memory and 256 kB of RAM that can be used for code and data storage.

The CPU and peripherals with EasyDMA can access memory via the AHB multilayer interconnect. In additon, peripherals are accessed by the CPU via the AHB multilayer interconnect, as shown in the following figure.






Figure 2: Memory layout

See AHB multilayer on page 66 and EasyDMA on page 63 for more information about the AHB multilayer interconnect and EasyDMA.

The same physical RAM is mapped to both the Data RAM region and the Code RAM region. It is up to the application to partition the RAM within these regions so that one does not corrupt the other.

4.2.1 RAM - Random access memory

The RAM interface is divided into nine RAM AHB slaves.

RAM AHB slaves 0 to 7 are connected to two 4 kB RAM sections each, while RAM AHB slave 8 is connected to six 32 kB sections, as shown in Memory layout on page 22.

Each RAM section has separate power control for System ON and System OFF mode operation, which is configured via RAM register (see the POWER — Power supply on page 81).

4.2.2 Flash - Non-volatile memory

The CPU can read from flash memory an unlimited number of times, but is restricted in how it writes to flash and the number of writes and erases it can perform.

Writing to flash memory is managed by the non-volatile memory controller (NVMC), see NVMC — Non-volatile memory controller on page 25.

Flash memory is divided into 256 pages of 4 kB each that can be accessed by the CPU via the ICODE and DCODE buses as shown in Memory layout on page 22.

4.2.3 Memory map

The complete memory map for the nRF52840 is shown in the following figure. As described in Memory on page 21, Code RAM and Data RAM are the same physical RAM.






Figure 3: Memory map



4.2.4 Instantiation

ID	Base address	Instance	Description
0	0x40000000	APPROTECT	APPROTECT control
0	0x40000000	CLOCK	Clock control
0	0x40000000	POWER	Power control
0	0x50000000	GPIO	General purpose input and output
-			
_			This instance is deprecated.
0	0x50000000	PO PA	General purpose input and output, port 0
0	0x50000300	P1	General purpose input and output, port 1
1	0x40001000	RADIO	2.4 GHz radio
2	0x40002000	UARTO	Universal asynchronous receiver/transmitter
			This instance is deprecated.
2	0x40002000	UARTE0	Universal asynchronous receiver/transmitter with EasyDMA, unit 0
3	0x40003000	SPI0	SPI master 0
			This instance is deprecated.
3	0x40003000	SPIM0	SPI master 0
3	0x40003000	SPIS0	SPI slave 0
3	0x40003000	TWI0	Two-wire interface master 0
			This instance is deprecated.
3	0x40003000	TWIM0	Two-wire interface master 0
3	0x40003000	TWIS0	Two-wire interface slave 0
4	0x40004000	SPI1	SPI master 1
			This instance is deprecated.
4	0x40004000	SPIM1	SPI master 1
4	0x40004000	SPIS1	SPI slave 1
4	0x40004000	TWI1	Two-wire interface master 1
			This instance is deprecated.
4	0x40004000	TWIM1	Two-wire interface master 1
4	0x40004000	TWIS1	Two-wire interface slave 1
5	0x40005000	NFCT	Near field communication tag
6	0x40006000	GPIOTE	GPIO tasks and events
7	0x40007000	SAADC	Analog to digital converter
8	0x40008000	TIMERO	Timer 0
9	0x40009000	TIMER1	Timer 1
10	0x4000A000	TIMER2	Timer 2
11	0x4000B000	RTC0	Real-time counter 0
12	0x4000C000	TEMP	Temperature sensor
13	0x4000D000	RNG	Random number generator
14	0x4000E000	ECB	AES electronic code book (ECB) mode block encryption
15	0x4000F000	AAR	Accelerated address resolver
15	0x4000F000	CCM	AES counter with CBC-MAC (CCM) mode block encryption
16	0x40010000	WDT	Watchdog timer
17	0x40011000	RTC1	Real-time counter 1
18	0x40012000	QDEC	Quadrature decoder
19	0x40013000	COMP	General purpose comparator
19	0x40013000	LPCOMP	Low power comparator
20	0x40014000	EGU0	Event generator unit 0
20	0x40014000	SWI0	Software interrupt 0
21	0x40015000	EGU1	Event generator unit 1
21	0x40015000	SWI1	Software interrupt 1



ID	Base address	Instance	Description
22	0x40016000	EGU2	Event generator unit 2
22	0x40016000	SWI2	Software interrupt 2
23	0x40017000	EGU3	Event generator unit 3
23	0x40017000	SWI3	Software interrupt 3
24	0x40018000	EGU4	Event generator unit 4
24	0x40018000	SWI4	Software interrupt 4
25	0x40019000	EGU5	Event generator unit 5
25	0x40019000	SWI5	Software interrupt 5
26	0x4001A000	TIMER3	Timer 3
27	0x4001B000	TIMER4	Timer 4
28	0x4001C000	PWM0	Pulse width modulation unit 0
29	0x4001D000	PDM	Pulse Density modulation (digital microphone) interface
30	0x4001E000	ACL	Access control lists
30	0x4001E000	NVMC	Non-volatile memory controller
31	0x4001F000	PPI	Programmable peripheral interconnect
32	0x40020000	MWU	Memory watch unit
33	0x40021000	PWM1	Pulse width modulation unit 1
34	0x40022000	PWM2	Pulse width modulation unit 2
35	0x40023000	SPI2	SPI master 2
			This instance is deprecated.
35	0x40023000	SPIM2	SPI master 2
35	0x40023000	SPIS2	SPI slave 2
36	0x40024000	RTC2	Real-time counter 2
37	0x40025000	I2S	Inter-IC sound interface
38	0x40026000	FPU	FPU interrupt
39	0x40027000	USBD	Universal serial bus device
40	0x40028000	UARTE1	Universal asynchronous receiver/transmitter with EasyDMA, unit 1
41	0x40029000	QSPI	External memory interface
42	0x5002A000	CRYPTOCELL	CRYPTOCELL 310 security subsystem
43	0x5002B000	CC_AES	CRYPTOCELL AES engine
43	0x5002B000	CC_CHACHA	CRYPTOCELL CHACHA engine
43	0x5002B000	CC_CTL	CRYPTOCELL CTL interface
43	0x5002B000	CC_DIN	CRYPTOCELL DIN DMA engine
43	0x5002B000	CC_DOUT	CRYPTOCELL DOUT DMA engine
43	0x5002B000	CC_HASH	CRYPTOCELL HASH engine
43	0x5002B000	CC_HOST_RGF	CRYPTOCELL HOST register interface
43	0x5002B000	CC_MISC	CRYPTOCELL MISC interface
43	0x5002B000	CC_PKA	CRYPTOCELL PKA engine
43	0x5002B000	CC_RNG	CRYPTOCELL RNG engine
43	0x5002B000	CC_RNG_SRAM	CRYPTOCELL RNG SRAM interface
45	0x4002D000	PWM3	Pulse width modulation unit 3
47	0x4002F000	SPIM3	SPI master 3
N/A	0x10000000	FICR	Factory information configuration
N/A	0x10001000	UICR	User information configuration

Table 3: Instantiation table

4.3 NVMC — Non-volatile memory controller

The non-volatile memory controller (NVMC) is used for writing and erasing of the internal flash memory and the UICR (user information configuration registers).



The CONFIG on page 28 is used to enable the NVMC for writing (CONFIG.WEN = Wen) and erasing (CONFIG.WEN = Een).

The CPU must be halted before initiating a NVMC operation from the debug system.

4.3.1 Writing to flash

When write is enabled, full 32-bit words can be written to word-aligned addresses in flash memory.

As illustrated in Memory on page 21, the flash is divided into multiple pages. The same 32-bit word in flash memory can only be written n written

The NVMC is only able to write 0 to bits in flash memory that are erased (set to 1). It cannot rewrite a bit back to 1. Only full 32-bit words can be written to flash memory using the NVMC interface. To write less than 32 bits, write the data as a full 32-bit word and set all the bits that should remain unchanged in the word to 1. The restriction on the number of writes (n_{WRITE}) still applies in this case.

Only word-aligned writes are allowed. Byte or half-word-aligned writes will result in a hard fault.

The time it takes to write a word to flash is specified by t_{WRITE} . The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the flash.

NVM writing time can be reduced by using READYNEXT. If this status bit is set to 1, code can perform the next data write to the flash. This write will be buffered and will be taken into account as soon as the ongoing write operation is completed.

4.3.2 Erasing a page in flash

When erase is enabled, the flash memory can be erased page by page using the ERASEPAGE on page 29.

After erasing a flash page, all bits in the page are set to 1. The time it takes to erase a page is specified by $t_{\text{ERASEPAGE}}$. The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the flash.

See Partial erase of a page in flash on page 27 for information on dividing the page erase time into shorter chunks.

4.3.3 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as flash. After UICR has been written, the new UICR configuration will only take effect after a reset.

UICR can only be written n_{WRITE} number of times before an erase must be performed using ERASEUICR on page 29 or ERASEALL on page 29. The time it takes to write a word to UICR is specified by t_{WRITE} . The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the UICR.

4.3.4 Erasing user information configuration registers (UICR)

When erase is enabled, UICR can be erased using the ERASEUICR on page 29.

After erasing UICR, all bits in UICR are set to 1. The time it takes to erase UICR is specified by $t_{\text{ERASEPAGE}}$. The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

4.3.5 Erase all

When erase is enabled, flash and UICR can be erased completely in one operation by using the ERASEALL on page 29. This operation will not erase the factory information configuration registers (FICR).

The time it takes to perform an ERASEALL command is specified by t_{ERASEALL}. The CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.



4.3.6 Access port protection behavior

When access port protection is enabled, parts of the NVMC functionality will be blocked in order to prevent intentional or unintentional erase of UICR.

	CTRL-AP ERASEA	LL NVMC ERASEPAG	E NVMC ERASEPAG PARTIAL	E NVMC ERASEALL	NVMC ERASEUICR
APPROTECT					
Disabled	Allowed	Allowed	Allowed	Allowed	Allowed
Enabled	Allowed	Allowed	Allowed	Allowed	Blocked

Table 4: NVMC Protection

4.3.7 Partial erase of a page in flash

Partial erase is a feature in the NVMC to split a page erase time into shorter chunks to prevent longer CPU stalls in time-critical applications. Partial erase is only applicable to the code area in flash memory and does not work with UICR.

When erase is enabled, the partial erase of a flash page can be started by writing to ERASEPAGEPARTIAL on page 30. The duration of a partial erase can be configured in ERASEPAGEPARTIALCFG on page 30. A flash page is erased when its erase time reaches $t_{\text{ERASEPAGE}}$. Use ERASEPAGEPARTIAL N number of times so that N * ERASEPAGEPARTIALCFG $\geq t_{\text{ERASEPAGE}}$, where N * ERASEPAGEPARTIALCFG gives the cumulative (total) erase time. Every time the cumulative erase time reaches $t_{\text{ERASEPAGE}}$, it counts as one erase cycle.

After the erase is complete, all bits in the page are set to 1. The CPU is halted if the CPU executes code from the flash while the NVMC performs the partial erase operation.

The bits in the page are undefined if the flash page erase is incomplete, i.e. if a partial erase has started but the total erase time is less than $t_{\text{ERASEPAGE}}$.

4.3.8 Cache

An instruction cache (I-Cache) can be enabled for the ICODE bus in the NVMC.

A cache hit is an instruction fetch from the cache, and it has a 0 wait-state delay. The number of wait-states for a cache miss, where the instruction is not available in the cache and needs to be fetched from flash, is shown in CPU on page 20.

Enabling the cache can increase CPU performance and reduce power consumption by reducing the number of wait cycles and the number of flash accesses. This will depend on the cache hit rate. Cache will use some current when enabled. If the reduction in average current due to reduced flash accesses is larger than the cache power requirement, the average current to execute the program code will decrease.

When disabled, the cache does not use current and does not retain its content.

It is possible to enable cache profiling to analyze the performance of the cache for your program using the ICACHECNF register. When profiling is enabled, the IHIT and IMISS registers are incremented for every instruction cache hit or miss, respectively. The hit and miss profiling registers do not wrap around after reaching the maximum value. If the maximum value is reached, consider profiling for a shorter duration to get correct numbers.



4.3.9 Registers

Instances

Instance	Base address	Description
NVMC	0x4001E000	Non-volatile memory controller

Register overview

Register	Offset	Description
READY	0x400	Ready flag
READYNEXT	0x408	Ready flag
CONFIG	0x504	Configuration register
ERASEPAGE	0x508	Register for erasing a page in code area
ERASEALL	0x50C	Register for erasing all non-volatile user memory
ERASEUICR	0x514	Register for erasing user information configuration registers
ERASEPAGEPARTIAL	0x518	Register for partial erase of a page in code area
ERASEPAGEPARTIALCFG	0x51C	Register for partial erase configuration
ICACHECNF	0x540	I-code cache configuration register
IHIT	0x548	I-code cache hit counter
IMISS	0x54C	I-code cache miss counter

4.3.9.1 READY

Address offset: 0x400


Ready flag

Bit no	umber			31 30 29 28 2	7 26 25 2	24 23 2	22 21	20 19	18 17	16 19	5 14	13 12	11 :	10 9	8	7	6	5	4 3	2	1 0
ID																					А
Rese	t 0x000	00001		0 0 0 0	0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0	0	0 0	0	0 1
ID																					
Α	R	READY				NVN	ИС is r	eady	or busy	/											
			Busy	0		NVN	ИС is b	ousy (d	on-goir	ng wri	ite or	erase	e ope	ratio	n)						
			Ready	1		NVN	ИС is r	eady													

4.3.9.2 READYNEXT

Address offset: 0x408

Ready flag




4.3.9.3 CONFIG

Address offset: 0x504




Configuration register



4.3.9.4 ERASEPAGE

Address offset: 0x508


Register for erasing a page in code area



4.3.9.5 **ERASEALL**

Address offset: 0x50C

Register for erasing all non-volatile user memory




4.3.9.6 ERASEUICR

Address offset: 0x514

Register for erasing user information configuration registers






4.3.9.7 ERASEPAGEPARTIAL

Address offset: 0x518

Register for partial erase of a page in code area




The value is the address to the page to be partially erased (address of the

first word in page). The erase must be enabled using CONFIG.WEN before every erase page partial and disabled using CONFIG.WEN after every erase page partial. Attempts to erase pages that are outside the code area may result in undesirable behavior, e.g. the wrong page may be erased.

4.3.9.8 ERASEPAGEPARTIALCFG

Address offset: 0x51C

Register for partial erase configuration




The user must ensure that the total erase time is long enough for a complete erase of the flash page.

4.3.9.9 ICACHECNF

Address offset: 0x540

I-code cache configuration register






4.3.9.10 IHIT

Address offset: 0x548


I-code cache hit counter



Register is writable, but only to '0'.

4.3.9.11 IMISS

Address offset: 0x54C
I-code cache miss counter



Register is writable, but only to '0'.

4.3.10 Electrical specification

4.3.10.1 Flash programming

Symbol	Description	Min.	Тур.	Max.	Units
n _{WRITE}	Number of times a 32-bit word can be written before erase			2	
n _{ENDURANCE}	Erase cycles per page	10000			
t _{WRITE}	Time to write one 32-bit word			41 ¹	μs
t _{ERASEPAGE}	Time to erase one page			85 ¹	ms
t _{ERASEALL}	Time to erase all flash			169 ¹	ms
terasepagepartial,acc	Accuracy of the partial page erase duration. Total execution time for one partial page erase is defined as ERASEPAGEPARTIALCFG * $t_{\text{ERASEPAGEPARTIAL}, \text{acc}}$			1.05 ¹	

¹ Applies when HFXO is used. Timing varies according to HFINT accuracy when HFINT is used.



4.3.10.2 Cache size

Symbol	Description	Min.	Тур.	Max.	Units	
Size _{ICODE}	I-Code cache size		2048		Bytes	

4.4 FICR — Factory information configuration registers

Factory information configuration registers (FICR) are pre-programmed in factory and cannot be erased by the user. These registers contain chip-specific information and configuration.

4.4.1 Registers

Instances

Instance	Base address	Description
FICR	0x10000000	Factory information configuration

Register overview

Register	Offset	Description
CODEPAGESIZE	0x010	Code memory page size
CODESIZE	0x014	Code memory size
DEVICEID[0]	0x060	Device identifier
DEVICEID[1]	0x064	Device identifier
ER[0]	0x080	Encryption root, word 0
ER[1]	0x084	Encryption root, word 1
ER[2]	0x088	Encryption root, word 2
ER[3]	0x08C	Encryption root, word 3
IR[0]	0x090	Identity Root, word 0
IR[1]	0x094	Identity Root, word 1
IR[2]	0x098	Identity Root, word 2
IR[3]	0x09C	Identity Root, word 3
DEVICEADDRTYPE	0x0A0	Device address type
DEVICEADDR[0]	0x0A4	Device address 0
DEVICEADDR[1]	0x0A8	Device address 1
INFO.PART	0x100	Part code
INFO.VARIANT	0x104	Build code, last two letters of Package Variant and first two characters of Build Code, encoded in
		ASCII.
INFO.PACKAGE	0x108	Package option
INFO.RAM	0x10C	RAM variant
INFO.FLASH	0x110	Flash variant
PRODTEST[0]	0x350	Production test signature 0
PRODTEST[1]	0x354	Production test signature 1
PRODTEST[2]	0x358	Production test signature 2
TEMP.A0	0x404	Slope definition A0
TEMP.A1	0x408	Slope definition A1
TEMP.A2	0x40C	Slope definition A2
TEMP.A3	0x410	Slope definition A3
TEMP.A4	0x414	Slope definition A4
TEMP.A5	0x418	Slope definition A5



Register	Offset	Description
TEMP.B0	0x41C	Y-intercept B0
TEMP.B1	0x420	Y-intercept B1
TEMP.B2	0x424	Y-intercept B2
TEMP.B3	0x428	Y-intercept B3
TEMP.B4	0x42C	Y-intercept B4
TEMP.B5	0x430	Y-intercept B5
TEMP.TO	0x434	Segment end TO
TEMP.T1	0x438	Segment end T1
TEMP.T2	0x43C	Segment end T2
TEMP.T3	0x440	Segment end T3
TEMP.T4	0x444	Segment end T4
NFC.TAGHEADER0	0x450	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST, and NFCID1_LAST.
NFC.TAGHEADER1	0x454	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST, and NFCID1_LAST.
NFC.TAGHEADER2	0x458	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST, and NFCID1_LAST.
NFC.TAGHEADER3	0x45C	Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST,
		NFCID1_2ND_LAST, and NFCID1_LAST.
TRNG90B.BYTES	0xC00	Amount of bytes for the required entropy bits
TRNG90B.RCCUTOFF	0xC04	Repetition counter cutoff
TRNG90B.APCUTOFF	0xC08	Adaptive proportion cutoff
TRNG90B.STARTUP	0xC0C	Amount of bytes for the startup tests
TRNG90B.ROSC1	0xC10	Sample count for ring oscillator 1
TRNG90B.ROSC2	0xC14	Sample count for ring oscillator 2
TRNG90B.ROSC3	0xC18	Sample count for ring oscillator 3
TRNG90B.ROSC4	0xC1C	Sample count for ring oscillator 4

4.4.1.1 CODEPAGESIZE

Address offset: 0x010 Code memory page size

Bit nu	mber		31 3	30 29	9 28	8 27	26	5 25	24	23	22	21	20	19	18 1	7 1	6 1	5 14	13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	А А	Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Д	А А
Reset	OxFFFF	FFFF	1	1 1	. 1	. 1	1	1	1	1	1	1	1	1	1	1 1	L 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																															
Α	R	CODEPAGESIZE								Со	de	mei	mor	ура	age	size															

4.4.1.2 CODESIZE

Address offset: 0x014 Code memory size

Bit number	31	30 2	29 2	8 2	7 2	6 25	5 24	4 23	22	21	20 1	19 1	8 1	7 16	15	14	13	12 1	11	0 9	8	7	6	5	4	3 2	! 1	1 0
ID	Α	Α	Α /	Δ Α	Α Α	A A	Α	A	Α	Α	Α.	A A	Δ Δ	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	ΑА	\ <i>A</i>	А А
Reset 0xFFFFFFF	1	1	1	1 1	L :	l 1	1	1	1	1	1	1 1	L 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 1	1	1 1
ID R/W Field																												

R CODESIZE Code memory size in number of pages

Total code space is: CODEPAGESIZE * CODESIZE



4.4.1.3 DEVICEID[0]

Address offset: 0x060

Device identifier

Α	R	DEVICEID	64 bit unique device identifier	
ID				
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
ID			A A A A A A A A A A A A A A A A A A A	A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

DEVICEID[0] contains the least significant bits of the device identifier.

DEVICEID[1] contains the most significant bits of the device identifier.

4.4.1.4 DEVICEID[1]

Address offset: 0x064

Device identifier

Λ		D	DEVICEID	_		_		_	_	_	_	61	hit	uni	auc	do	vice	ido	ntifi	or	_	_	_					_	_	_	_	_	
ID																																	
Rese	et Ox	ĸFFFF	FFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ Δ	A	Α	Α	Α	Α	A .	A ,	Δ /	Δ Δ	A	Α	Α	Α	Α	Α
Bit n	numl	ber		31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	7 1	6 15	14	13	12	11 :	10	9	3 7	7 6	5	4	3	2	1	0

DEVICEID[0] contains the least significant bits of the device identifier.

DEVICEID[1] contains the most significant bits of the device identifier.

4.4.1.5 ER[0]

Address offset: 0x080
Encryption root, word 0

ID R/W Field	Value Description
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.4.1.6 ER[1]

Address offset: 0x084
Encryption root, word 1


Α	R		ER									Е	ncr	yptio	on r	oot	, wc	ord :	1														
ID																																	
Rese	t Oxl	FFFF	FFFF		1	1	1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 :	1	1 1
ID					А	Α	Α	Α	Α	Α	Α	A	Α Α	A	Α	Α	Α	Α	Α .	Α	A	A A	Α	Α	Α	Α	Α	Α	Α	Α.	A	Δ ,	А А
Bit no	umb	er			31	30	29	28	27	26	25 :	24 2	3 2	2 21	20	19	18	17	16 1	15 1	14 1	3 12	2 11	10	9	8	7	6	5	4	3 2	2	1 0

4.4.1.7 ER[2]

Address offset: 0x088



Encryption root, word 2




4.4.1.8 ER[3]

Address offset: 0x08C
Encryption root, word 3

۸		2	FR								Fne	cryp	tior	ı ro	nt v	vor	43															
ID																																
Rese	t 0:	(FFFF	FFFF	1	1 1	L 1	. 1	1	1	1	1	1	1	1	1 1	l 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1 1
ID				Α	A A	A A	A	Α	Α	Α	Α	Α	Α	Α.	A A	Α Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A .	A A	A A	4 A
Bit no	um	ber		31 3	30 2	9 2	8 27	7 26	25	24	23	22	21 2	20 1	9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0


4.4.1.9 IR[0]

Address offset: 0x090 Identity Root, word 0



4.4.1.10 IR[1]

Address offset: 0x094
Identity Root, word 1



4.4.1.11 IR[2]

Address offset: 0x098 Identity Root, word 2



A R IR	Identity Root, word 2												
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
ID	A A A A A A	A A A A A A A A A A A A A A A A A A A											
Bit number	31 30 29 28 27 26 25	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											

4.4.1.12 IR[3]

Address offset: 0x09C Identity Root, word 3

A	R	₹	IR													Identity Root, word 3																				
ID																																				
Rese	Reset 0xFFFFFFF				1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 :	1 1
ID			A		۸ ,	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A .	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Α Α	А А		
Bit number				13	0 2	29 2	28	27	26	25	24	23	22	21	20	19	18	17 1	16 1	.5 1	14 1	13 :	12 1	11	10	9	8	7	6	5	4	3 2	2 :	1 0		

4.4.1.13 DEVICEADDRTYPE

Address offset: 0x0A0

Device address type

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0xFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	R	DEVICEADDRTYPE			Device address type
			Public	0	Public address
			Random	1	Random address

4.4.1.14 DEVICEADDR[0]

Address offset: 0x0A4

Device address 0

ID	R/W	Field	Value ID							Description																								
Reset	Reset 0xFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	ľ
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	
Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (,	

DEVICEADDR[0] contains the least significant bits of the device address.

DEVICEADDR[1] contains the most significant bits of the device address.

Only bits [15:0] of DEVICEADDR[1] are used.

4.4.1.15 DEVICEADDR[1]

Address offset: 0x0A8

Device address 1



Reset 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
A A A A A A A A A A A A A A A A A A A	1 1 1 1 1
	4 A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 (

DEVICEADDR[0] contains the least significant bits of the device address.

DEVICEADDR[1] contains the most significant bits of the device address.

Only bits [15:0] of DEVICEADDR[1] are used.

4.4.1.16 INFO

Device info

4.4.1.16.1 INFO.PART

Address offset: 0x100

Part code

Bit nu	umber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	O
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Д
Reset	t 0x000	52840		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	1	0	0	0	0	0	D
ID																																			
Α	R	PART										Pa	rt co	ode	2																				
			N52840	0x!	528	40						nR	F52	840	0																				
			Unspecified	0xl	FFF	FFF	FF					Un	spe	cifi	ed																				

4.4.1.16.2 INFO.VARIANT

Address offset: 0x104

Build code, last two letters of Package Variant and first two characters of Build Code, encoded in ASCII.

Α	R	VARIANT	For valid values see SoC revisions and variants.
ID			Value Description
Rese	t OxFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A A A A A A A A A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.4.1.16.3 INFO.PACKAGE

Address offset: 0x108

Package option

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	R	PACKAGE			Package option
Α	R	PACKAGE	QI	0x2004	Package option Qlxx - 7x7 73-pin aQFN
Α	R	PACKAGE	QI QF	0x2004 0x2000	
A	R	PACKAGE	·		Qlxx - 7x7 73-pin aQFN



4.4.1.16.4 INFO.RAM

Address offset: 0x10C

RAM variant

Bit nu	umber			31	30 29	9 28	27	26	25 2	4 2	23 2	2 2	21 2	0 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID				Α	А А	A	Α	Α	A A	Δ.	Α /	Α ,	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Δ.	А А
Reset	t OxFFFI	FFFFF		1	1 1	1	1	1	1 :	1	1	1 :	1 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																																
Α	R	RAM								F	RAN	1 va	riar	nt																		
			K16	0x1	0					1	L6 k	ΒR	AM																			
			K32	0x2	0					3	32 k	BR	AM																			
			K64	0x4	0					e	54 k	BR	AM																			
			K128	0x8	0					1	L28	kB	RAN	Л																		
			K256	0x1	00					2	256	kB	RAN	Л																		
			Unspecified	0xF	FFFF	FFF				ι	Jns	pec	ifie	b																		

4.4.1.16.5 INFO.FLASH

Address offset: 0x110

Flash variant

Bit nu	mber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	. 10	9	8	7	6	5	4	3	2	1 (o
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α,	Δ
Reset	0xFFFI	FFFFF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																			
Α	R	FLASH										Fla	sh v	vari	iant	t																			
			K128	0x	80							12	8 kE	3 FL	.AS	Н																			
			K256	0x	100)						25	6 kE	3 FL	.AS	Н																			
			K512	0x	200)						51	2 kE	3 FL	AS	Н																			
			K1024	0x	400)						1 N	ИВΙ	FLA	SH																				
			K2048	0x	800)						2 N	ИВΙ	FLA	SH																				
			Unspecified	0x	FFF	FFF	FF					Un	spe	cifi	ed																				

4.4.1.17 PRODTEST[0]

Address offset: 0x350

Production test signature 0

Bit number			31	30	29 2	8 2	27 2	6 2	25 24	1 23	3 22	21	20 :	19 1	l8 1	7 16	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID			Α	Α	A A	Δ.	A A	Α Α	А А	Α	Α	Α	Α	Α ,	A A	A A	Α	Α	Α	Α	4 Α	Α	Α	Α	Α	Α	Α	A A	A A	A A
Reset 0xFF	FFFFFF		1	1	1 1	ı	1 1	1 :	1 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1 1	1	1	1	1	1	1	1 1	l 1	1
ID R/W																														
A R	PRODTEST									Pr	odu	ctio	n te	st s	igna	atur	e 0													
		Done	0xE	3B42	2319	F				Pr	odu	ctio	n te	sts	don	ie														
		NotDone	0xF	FFF	FFFF	=				Pr	odu	ctio	n te	sts	not	don	ie													

4.4.1.18 PRODTEST[1]

Address offset: 0x354

Production test signature 1



Bit nu	mber			31	30	29	28	27 :	26	25	24	23	22 :	21 2	20 :	19 1	L8 1	.7 1	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2	1 0
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Α,	Д Д	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ.	А А
Reset	0xFFFI	FFFF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1 1
ID																																	
Α	R	PRODTEST										Pro	duc	tio	n te	st s	ign	atur	e 1														
			Done	0xl	BB4	1231	9F					Pro	duc	tio	n te	sts	dor	ne															
			NotDone	0xl	FFF	FFFF	F					Pro	duc	tio	n te	sts	not	dor	ie														

4.4.1.19 PRODTEST[2]

Address offset: 0x358

Production test signature 2

Bit nu	ımber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16 :	15 3	14 1	13 :	12	11 :	LO	9	8	7	6	5	4	3	2	1 0
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0xFFFI	FFFF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																																		
Α	R	PRODTEST										Pro	odu	ctic	n te	est	sigr	natu	ire 2	2														
			Done	0x	BB4	1231	9F					Pro	odu	ctic	n te	ests	do	ne																
			NotDone	0x	FFF	FFFF	F					Pro	odu	ctic	n te	ests	no	t do	ne															

4.4.1.20 TEMP

Registers storing factory TEMP module linearization coefficients

4.4.1.20.1 TEMP.A0

Address offset: 0x404

Slope definition A0

Bit nu	umber		31 30 2	29 28 27	7 26 2	5 24 2	23 22	21 2	20 19	18 1	7 16	15	14 1	3 12	11	10	9	8	7	6 5	5 4	3	2	1	0
ID															Α	Α	Α	A	Δ.	Α Α	A A	Α	Α	Α	Α
Reset	t OxFFF	FFFFF	1 1	1 1 1	. 1 1	l 1	1 1	1	1 1	1 :	1 1	1	1 1	1	1	1	1	1	1	1 1	l 1	1	1	1	1
ID																									
Α	R	Α				A	A (slo	pe d	efiniti	ion) r	egist	er.													_

4.4.1.20.2 TEMP.A1

Address offset: 0x408 Slope definition A1

ID	R/W	Field	Value ID	Value	Description									
Reset	0xFFFF	FFFF		1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1	1 1 1	1 1	1 1	l 1	1	l 1	1 1	1 1
ID								A A	A A	A A	Α /	A A	Α Α	A A A
Bit nur	nber			31 30 29 28 27 26	25 24 23 22 21 20 19	9 18 17 16 15	14 13 12	11 10	9 8	3 7	6 !	5 4	3 2	2 1 0

4.4.1.20.3 TEMP.A2

Address offset: 0x40C Slope definition A2



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 A A A A A A A A A A A A A A A A A A A	A R A		A (slope d	efinition) reg	gister.								
ID A A A A A A A A A A A A A A A A A A A	ID R/W Field												
	Reset 0xFFFFFFF	1 1 1 1 1 :	1 1 1 1 1 1	1 1 1 1	1 1 1	1 1 1	1	1 1	1 1	1	1	1 1	1 1
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 (ID					Д	Α,	A A	A A	Α	Α ,	A A	А А
	Bit number	31 30 29 28 27 2	26 25 24 23 22 21	20 19 18 17	16 15 14	13 12 1	1 10 !	8	7 6	5	4	3 2	1 0

4.4.1.20.4 TEMP.A3

Address offset: 0x410 Slope definition A3

Δ	R/ W	Field	Value ID	Value		scription slope de		n) reg	istor												
Rese	t OxFFF			1 1 1 1 1 1				l 1	1 1	1	1 1	1	1 :	1 1	. 1	1	1	1 :	1 1	. 1	1
ID												Α	Α ,	Δ Δ	A	Α	Α	Α ,	Δ Δ	A	Α
Bit ni	umber			31 30 29 28 27 2	6 25 24 23	22 21 2	0 19 1	8 17 1	16 15	14 1	3 12	11	10 !	9 8	7	6	5	4	3 2	1	0

4.4.1.20.5 TEMP.A4

Address offset: 0x414 Slope definition A4

Bit nu	ımber		31 30 29	28 27 26	5 25 24	1 23 2	2 21 2	0 19	18 1	7 16	15 1	4 13	12 1	1 10	9	8	7	6 5	5 4	3	2	1 0
ID													A	A	Α	Α	Α	A A	A A	Α	Α	А А
Reset	0xFFFI	FFFF	1 1 1	1 1 1	1 1	1 1	. 1 1	l 1	1 1	. 1	1 :	l 1	1 1	. 1	1	1	1	1 :	l 1	1	1	1 1
ID																						
Α	R	Α				A (sle	ope de	finiti	on) re	egiste	er.											

4.4.1.20.6 TEMP.A5

Address offset: 0x418 Slope definition A5

Bit nu	ımber		31 30	0 29 2	28 27	7 26	25 24	23	22 2	21 20	19	18 1	L7 1	6 15	14	13 1	2 11	. 10	9	8	7	6	5 4	4 3	3 2	1	0
ID																	Α	Α	Α	Α	Α	Α	Α /	Δ /	Δ Δ	Α	Α
Reset	0xFFF	FFFFF	1 1	l 1	1 1	1	1 1	1	1	1 1	1	1	1 1	1	1	1 1	. 1	1	1	1	1	1	1	1 1	1 1	1	1
ID																											
А	R	Α						A (s	lope	e def	initi	on) ı	regis	ter.													_

4.4.1.20.7 TEMP.B0

Address offset: 0x41C

Y-intercept B0

Α	R	В					Е	3 (y-i	nterc	ept)																Π
ID																										
Rese	t OxFFI	FFFFF	1 1	1 1	1 :	1 1	1	1 1	1	1 1	1	1 1	. 1	1	1	1 :	1	1	1	1	1	1	1 1	. 1	1	1
ID															Α	A A	A	Α	Α	Α	Α	Α	A A	A	Α	Α
Bit ni	umber		31 30	0 29 2	8 27 2	6 25	24 2	3 22	21	20 19	18	17 1	6 15	14	13 :	12 1	1 10	9	8	7	6	5	4 3	2	1	0



4.4.1.20.8 TEMP.B1

Address offset: 0x420

Y-intercept B1

ID																							
Reset	0xFFFF	FFFF	1 1 1	1 1	1 1	1 1	1 1	l 1	1 1	l 1	1 1	l 1	1	1	1 1	l 1	1	1	1	1	1 1	1	1
ID													Α	Α .	A A	A A	Α	Α	Α	Α	ΑД	Α	Α
Bit nu	mber		31 30 29	9 28 27	26 25 :	24 23	22 2	1 20	19 1	8 17	16 1	5 14	13	12 1	111	0 9	8	7	6	5	4 3	2	1

4.4.1.20.9 TEMP.B2

Address offset: 0x424

Y-intercept B2

A	R B		В	(y-inte	rcept)														
ID																			
Rese	t OxFFFFFFF	1 1 1 1 1 1	1 1 1	. 1 1	1 1	. 1	1 1	1 1	1	1	1 1	. 1	1	1	1	1 :	l 1	1	1
ID									Α	Α	ДД	. A	Α	Α	Α	A A	A A	Α	Α
Bit n	umber	31 30 29 28 27 26	25 24 23	3 22 21	20 19	9 18 1	7 16	15 14	13	12 3	1 10	9	8	7	6	5 4	1 3	2	1

4.4.1.20.10 TEMP.B3

Address offset: 0x428

Y-intercept B3

10																								
ID	R/\/	Field	Value ID					Descr																
Reset 0	xFFFF	FFFF		1 1 1	1 1	1 1	1	1 1	1 1	1 1	1	1 1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	1 1
ID														A A	A A	Α	Α	Α	Α	Α	Α	A	4 А	A A
Bit num	nber			31 30 29	9 28 27	26 25	24	23 22	21 20	19 18	3 17 1	16 15	14	13 1	2 11	. 10	9	8	7	6	5	4	3 2	1 0

4.4.1.20.11 TEMP.B4

Address offset: 0x42C

Y-intercept B4

Α	R	В					- 1	B (y-	inte	rcep	t)																
ID								Desc																			
Rese	t OxFFF	FFFFF	1 1	1 :	1 1	1 1	1	1 1	l 1	1	1	1 1	1	1	1	1 1	l 1	1	1	1	1	1	1	1 1	. 1	1	1
ID																Δ Α	A A	Α	Α	Α	Α	Α	Α	A A	A	Α	Α
Bit n	umber		31 30	29 2	8 27 2	26 25	24	23 2	2 21	20	19 1	18 1	7 16	15	14 1	3 1	2 1:	10	9	8	7	6	5	4 3	2	1	0

4.4.1.20.12 TEMP.B5

Address offset: 0x430

Y-intercept B5



Bit nu	mber		31 30 29 28	27 26 25	24 23	22 21	20 19	9 18 1	7 16	15 14	13	12 1	1 10	9	3 7	6	5	4 3	3 2	1 0
ID											Α	A A	A	A	4 A	Α	Α	A A	4 A	A A
Reset	0xFFFF	FFFF	1 1 1 1	1 1 1	1 1	1 1	1 1	1	1 1	1 1	1	1 1	1	1	l 1	1	1	1 :	1 1	1 1
ID																				
	_	R			_	(y-inte														

4.4.1.20.13 TEMP.TO

Address offset: 0x434

Segment end TO

Α	R	Т				T (seg	ment	end)	regist	ter												
ID																						
Rese	t OxFFF	FFFFF	1 1 1	1 1 1	1 1	1 1	1 1	1	1 1	1	1 1	1	1 1	1	1 1	. 1	1	1	1	1 1	. 1	1
ID																Α	Α	Α	Α .	Д Д	A	Α
Bit n	umber		31 30 29	28 27 26	5 25 24	23 22	21 2	0 19	18 17	16 1	.5 14	13	12 1	l 10	9 8	7	6	5	4	3 2	1	0

4.4.1.20.14 TEMP.T1

Address offset: 0x438 Segment end T1

Bit nu	ımber				31 30	29 2	8 27	26 2	25 24	23 2	22 2	1 20	19 1	8 17	7 16	15	14 1	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID																						Α	Α	Α	Α	Α	Α .	А А
Reset	0xFFF	FFFFF			1 1	1 :	1 1	1	1 1	1	1 1	. 1	1	1 1	1	1	1 1	L 1	1	1	1 1	l 1	1	1	1	1	1	1 1
ID																												
Α	R	Т								T (se	egm	ent e	end)	regis	ter													

4.4.1.20.15 TEMP.T2

Address offset: 0x43C Segment end T2

A R T T (segment end) register

4.4.1.20.16 TEMP.T3

Address offset: 0x440

Segment end T3

Bit number		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID			A A A A A A A
Reset 0xFFFFFFF		1 1 1 1 1 1 1 1	111111111111111111111111
ID R/W Field	Value ID	Value	Description


A R T T (segment end) register



4.4.1.20.17 TEMP.T4

Address offset: 0x444


Segment end T4



4.4.1.21 NFC.TAGHEADERO

Address offset: 0x450


Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST.



4.4.1.22 NFC.TAGHEADER1

Address offset: 0x454

Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST.



4.4.1.23 NFC.TAGHEADER2

Address offset: 0x458

4413 417 v1.11

Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST.



D:+			21	20	20.1	20.	27.2	· C · 2	NE 24		22	21	20.	10 1	10 1	7 1	C 11	- 11	12	12	11 1	10	0	0	7	_	_	4	2 2	1	0
Bit nu	mper		31	30	29 2	28 2	2/2	6 2	25 24	- 23	22	21.	20 .	19 .	18 1	1/1	6 I	14	13	12	11.	10	9	8	/	6	5	4	3 2		U
ID			D	D	D	D	D [) I	D D	С	С	С	С	С	С	C C	В	В	В	В	В	В	В	В	Α	Α	Α .	Α	A A	Α	Α
Reset	0xFFF	FFFF	1	1	1	1	1 :	1 :	1 1	1	1	1	1	1	1	1 1	L 1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1
ID																															
Α	R	UD8								Un	iqu	e id	enti	ifier	by	te 8															
В	R	UD9								Un	iqu	e id	enti	ifier	by	te 9															
С	R	UD10								Un	iqu	e id	enti	ifier	by	te 1	0														
D	R	UD11								Un	iqu	e id	enti	ifier	by	te 1	1														

4.4.1.24 NFC.TAGHEADER3

Address offset: 0x45C

Default header for NFC tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST.

Bit nu	ımber			31 30	0 29	28	27	26 2	5 24	23	3 22	21	20 1	9 1	8 17	16	15	14 1	.3 1	2 11	10	9	8	7	6	5 4	4 3	2	1	0
ID				D C	D	D	D	D [D	С	С	С	С	c c	: с	С	В	В	ВЕ	3 B	В	В	В	Α	Α	A A	4 Α	Α	Α	Α
Reset	0xFFF	FFFFF		1 1	. 1	1	1	1 1	. 1	1	1	1	1	1 1	. 1	1	1	1	1 1	l 1	1	1	1	1	1	1 :	1 1	1	1	1
ID																														
Α	R	UD12								Ur	niqu	e id	enti	fier	byte	12														
В	R	UD13								Ur	niqu	e id	enti	fier	byte	13														
С	R	UD14								Ur	niqu	e id	enti	fier	byte	14														
D	R	UD15								Ur	niqu	e id	enti	fier	byte	15														

4.4.1.25 TRNG90B

NIST800-90B RNG calibration data

4.4.1.25.1 TRNG90B.BYTES

Address offset: 0xC00

Amount of bytes for the required entropy bits

ID	R/W	Field	Value ID	Val	ue									ion		s for																
Reset	t OxFFF	FFFFF		1	1	1	1	1	1	1	1 :	1 :	l 1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	1
ID				А	Α	Α	Α	Α	Α	Α.	A	4 Α	A A	Α	Α	Α	A A	Α Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 Δ	A	Α
Bit nu	umber			31	30	29	28 :	27 :	26 2	25 2	24 2	3 2	2 2:	1 20	19	18 3	L7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	1	0

4.4.1.25.2 TRNG90B.RCCUTOFF

Address offset: 0xC04

Repetition counter cutoff

Bit number	31 30 29 28 27	7 26 25 24 23 22 21	20 19 18 17 16	15 14 13 12	11 10 9 8	7 6 5	4 3 2	1 0
ID	A A A A A	A A A A A A	A A A A A	A A A A	A A A A	A A A	. A A A	A A
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1	1 1 1 1	1 1 1 1	1 1 1	1 1 1	1 1
ID R/W Field								

A R RCCUTOFF Repetition counter cutoff

4.4.1.25.3 TRNG90B.APCUTOFF

Address offset: 0xC08



Adaptive proportion cutoff



A R APCUTOFF Adaptive proportion cutoff

4.4.1.25.4 TRNG90B.STARTUP

Address offset: 0xC0C


Amount of bytes for the startup tests

Α	R	STARTUP							Ar	าดนเ	nt o	f by	tes f	or tl	ne s	tart	up 1	tests											
ID																													
Rese	t OxFFF	FFFFF	1	1 1	1	1	1 1	. 1	. 1	1	1	1	1 1	. 1	1	1	1	1 1	. 1	. 1	1	1	1	1	1	1	1 :	L 1	. 1
ID			Α	АА	Α	Α	A A	\ A	Α	Α	Α	Α	А Д	A	Α	Α	Α	A A	Α Α	Α	Α	Α	Α	Α	Α	Α	Α /	Α Α	A
Bit n	umber		31	30 29	28	27	26 2	5 24	4 23	22	21 :	20 1	19 18	8 17	16	15	14 :	13 1	2 1:	1 10	9	8	7	6	5	4	3	2 1	. 0

4.4.1.25.5 TRNG90B.ROSC1

Address offset: 0xC10

Sample count for ring oscillator 1



4.4.1.25.6 TRNG90B.ROSC2

Address offset: 0xC14

Sample count for ring oscillator 2

Α	R	ROSC2									Saı	mpl	e c	oun	t fo	r rin	g o	scill	ato	r 2												
ID																																
Rese	t OxFFI	FFFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	l 1	. 1	. 1	1	1	1	1	1	1	1	1	1	1	1 1
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	A A	Α Α	Δ Δ	Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	А А
Bit n	umber		31	. 30	29	28	27	26	25	24	23	22	21	20	19	18 1	17 1	.6 1	5 14	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0

4.4.1.25.7 TRNG90B.ROSC3

Address offset: 0xC18

Sample count for ring oscillator 3

ID				
Reset	0xFFFF	FFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A A A A A A A A A A A A A A	A A A A A A A A A
Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	0 9 8 7 6 5 4 3 2 1 0


A R ROSC3 Sample count for ring oscillator 3



4.4.1.25.8 TRNG90B.ROSC4

Address offset: 0xC1C

Sample count for ring oscillator 4



4.5 UICR — User information configuration registers

The user information configuration registers (UICRs) are non-volatile memory (NVM) registers for configuring user-specific settings.

For information on writing UICR registers, see the NVMC — Non-volatile memory controller on page 25 and Memory on page 21 chapters.

4.5.1 Registers

Instances

Instance	Base address	Description
UICR	0x10001000	User information configuration

Register overview

Register	Offset	Description
UNUSED0	0x000	This address is reserved
UNUSED1	0x004	This address is reserved
UNUSED2	0x008	This address is reserved
UNUSED3	0x010	This address is reserved
NRFFW[0]	0x014	Reserved for Nordic firmware design
NRFFW[1]	0x018	Reserved for Nordic firmware design
NRFFW[2]	0x01C	Reserved for Nordic firmware design
NRFFW[3]	0x020	Reserved for Nordic firmware design
NRFFW[4]	0x024	Reserved for Nordic firmware design
NRFFW[5]	0x028	Reserved for Nordic firmware design
NRFFW[6]	0x02C	Reserved for Nordic firmware design
NRFFW[7]	0x030	Reserved for Nordic firmware design
NRFFW[8]	0x034	Reserved for Nordic firmware design
NRFFW[9]	0x038	Reserved for Nordic firmware design
NRFFW[10]	0x03C	Reserved for Nordic firmware design
NRFFW[11]	0x040	Reserved for Nordic firmware design
NRFFW[12]	0x044	Reserved for Nordic firmware design
NRFHW[0]	0x050	Reserved for Nordic hardware design
NRFHW[1]	0x054	Reserved for Nordic hardware design
NRFHW[2]	0x058	Reserved for Nordic hardware design
NRFHW[3]	0x05C	Reserved for Nordic hardware design
NRFHW[4]	0x060	Reserved for Nordic hardware design



Register	Offset	Description
NRFHW[5]	0x064	Reserved for Nordic hardware design
NRFHW[6]	0x068	Reserved for Nordic hardware design
NRFHW[7]	0x06C	Reserved for Nordic hardware design
NRFHW[8]	0x070	Reserved for Nordic hardware design
NRFHW[9]	0x074	Reserved for Nordic hardware design
NRFHW[10]	0x078	Reserved for Nordic hardware design
NRFHW[11]	0x07C	Reserved for Nordic hardware design
CUSTOMER[0]	0x080	Reserved for customer
CUSTOMER[1]	0x084	Reserved for customer
CUSTOMER[2]	0x088	Reserved for customer
CUSTOMER[3]	0x08C	Reserved for customer
CUSTOMER[4]	0x090	Reserved for customer
CUSTOMER[5]	0x094	Reserved for customer
CUSTOMER[6]	0x098	Reserved for customer
CUSTOMER[7]	0x09C	Reserved for customer
CUSTOMER[8]	0x0A0	Reserved for customer
CUSTOMER[9]	0x0A4	Reserved for customer
CUSTOMER[10]	0x0A8	Reserved for customer
CUSTOMER[11]	0x0AC	Reserved for customer
CUSTOMER[12]	0x0B0	Reserved for customer
CUSTOMER[13]	0x0B4	Reserved for customer
CUSTOMER[14]	0x0B8	Reserved for customer
CUSTOMER[15]	0x0BC	Reserved for customer
CUSTOMER[16]	0x0C0	Reserved for customer
CUSTOMER[17]	0x0C4	Reserved for customer
CUSTOMER[18]	0x0C8	Reserved for customer
CUSTOMER[19]	0x0CC	Reserved for customer
CUSTOMER[20]	0x0D0	Reserved for customer
CUSTOMER[21]	0x0D4	Reserved for customer
CUSTOMER[22]	0x0D8	Reserved for customer
CUSTOMER[23]	0x0DC	Reserved for customer
CUSTOMER[24]	0x0E0	Reserved for customer
CUSTOMER[25]	0x0E4	Reserved for customer
CUSTOMER[26]	0x0E8	Reserved for customer
CUSTOMER[27]	0x0EC	Reserved for customer
CUSTOMER[28]	0x0F0	Reserved for customer
CUSTOMER[29]	0x0F4	Reserved for customer
CUSTOMER[30]	0x0F8	Reserved for customer
CUSTOMER[31]	0x0FC	Reserved for customer
PSELRESET[0]	0x200	Mapping of the nRESET function (see POWER chapter for details)
PSELRESET[1]	0x204	Mapping of the nRESET function (see POWER chapter for details)
APPROTECT	0x208	Access port protection
NFCPINS	0x20C	Setting of pins dedicated to NFC functionality: NFC antenna or GPIO
DEBUGCTRL	0x210	Processor debug control
REGOUTO	0x304	Output voltage from REGO regulator stage. The maximum output voltage from this stage is given as VDDH - V_VDDH-VDD.

4.5.1.1 UNUSED0

Address offset: 0x000

This address is reserved



Bit number	31 30 29 28 27 26 25	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID		
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

4.5.1.2 UNUSED1

Address offset: 0x004
This address is reserved

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		Description


4.5.1.3 UNUSED2

Address offset: 0x008
This address is reserved

Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19	18 17 16 15 14	13 12 11	10 9 8	7 6	5 4	3 2	1 0
ID									
Reset 0xFFFFFFF	1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1	1 1 1	1 1	1 1	1 1	1 1

4.5.1.4 UNUSED3

Address offset: 0x010
This address is reserved



4.5.1.5 NRFFW[0]

Address offset: 0x014

Reserved for Nordic firmware design

Α	RW	NRFFW								Re	serv	ed	for	Nor	dic f	rmv	vare	e de	esig	n											
ID																															
Rese	t OxFFF	FFFFF	1	1	1	1 :	1 :	1 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1
ID			Α	Α	Α	A A	Δ Α	4 A	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A .	4 А	Α	Α
Bit n	umber		31	30 :	29 :	28 2	7 2	6 25	5 24	23	22	21	20 1	19 1	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0

4.5.1.6 NRFFW[1]

Address offset: 0x018

Reserved for Nordic firmware design



Bit number	31	30	29	28	27	26 2	25 :	24 2	23	22 2	1 2	0 19	9 18	17	16	15	14	13	12 1	111	.0 !	9 :	8	7	6	5 4	3	2	1 (
ID	Α	Α	Α	Α	Α	Α	Α	Α .	A	A A	A /	Α	A	Α	Α	Α	Α	Α	Α	Α ,	Δ ,	۸ ,	Α.	Α .	Α,	Δ Δ	. A	Α	A A
Reset 0xFFFFFFF	1	1	1	1	1	1	1	1	1	1 :	L 1	l 1	1	1	1	1	1	1	1	1	1 :	1	1	1	1	1 1	1	1	1 1
ID R/W Field																													

A RW NRFFW

Reserved for Nordic firmware design

4.5.1.7 NRFFW[2]

Address offset: 0x01C

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
ID	A A A A A A	A A A A A A A A A		A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1
ID R/W Field Value ID				

A RW NRFFW

Reserved for Nordic firmware design

4.5.1.8 NRFFW[3]

Address offset: 0x020

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID	Value	Description

A RW NRFFW

Reserved for Nordic firmware design

4.5.1.9 NRFFW[4]

Address offset: 0x024

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW NRFFW

Reserved for Nordic firmware design

4.5.1.10 NRFFW[5]

Address offset: 0x028

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW NRFFW


Reserved for Nordic firmware design



4.5.1.11 NRFFW[6]

Address offset: 0x02C

Reserved for Nordic firmware design



4.5.1.12 NRFFW[7]

Address offset: 0x030


Reserved for Nordic firmware design

Α	RW		NRFFW									Re	eser	vec	d fo	r No	ordi	c fii	mv	vare	e de	esig	n												Π
ID																																			ı
Reset	t OxFFI	FFF	FFF	1	1	1	1	1	1	1	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID				А	Α	Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Bit nu	umber			31	30	29	28	27	26	5 25	24	4 23	3 22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

4.5.1.13 NRFFW[8]

Address offset: 0x034


Reserved for Nordic firmware design



4.5.1.14 NRFFW[9]

Address offset: 0x038

Reserved for Nordic firmware design



4.5.1.15 NRFFW[10]

Address offset: 0x03C

Reserved for Nordic firmware design

NORDIC*

Bit number	31	30	29	28	27	26 2	25 :	24 2	23	22 2	1 2	0 19	9 18	17	16	15	14	13	12 1	111	.0 !	9 :	8	7	6	5 4	3	2	1 (
ID	Α	Α	Α	Α	Α	Α	Α	Α .	A	A A	A /	Α	A	Α	Α	Α	Α	Α	Α	Α ,	Δ ,	۸ ,	Α.	Α .	Α,	Δ Δ	. A	Α	A A
Reset 0xFFFFFFF	1	1	1	1	1	1	1	1	1	1 :	L 1	l 1	1	1	1	1	1	1	1	1	1 :	1	1	1	1	1 1	1	1	1 1
ID R/W Field																													

A RW NRFFW

Reserved for Nordic firmware design

4.5.1.16 NRFFW[11]

Address offset: 0x040

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

4.5.1.17 NRFFW[12]

Address offset: 0x044

RW NRFFW

Reserved for Nordic firmware design

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID	Value	Description

A RW NRFFW

Reserved for Nordic firmware design

Reserved for Nordic firmware design

4.5.1.18 NRFHW[0]

Address offset: 0x050

Reserved for Nordic hardware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW NRFHW

Reserved for Nordic hardware design

4.5.1.19 NRFHW[1]

Address offset: 0x054

Reserved for Nordic hardware design

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW NRFHW


Reserved for Nordic hardware design



4.5.1.20 NRFHW[2]

Address offset: 0x058


Reserved for Nordic hardware design



4.5.1.21 NRFHW[3]

Address offset: 0x05C


Reserved for Nordic hardware design



4.5.1.22 NRFHW[4]

Address offset: 0x060


Reserved for Nordic hardware design



4.5.1.23 NRFHW[5]

Address offset: 0x064

Reserved for Nordic hardware design



4.5.1.24 NRFHW[6]

Address offset: 0x068

Reserved for Nordic hardware design

NORDIC*

Bit number		31	30	29	28	27	26	25	24 2	23	22 2	1 2	0 1	9 18	3 17	16	15	14	13	12 1	11 1	.0 !	9	8	7 (6	5 4	3	2	1 (
ID		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	Δ /	4 <i>A</i>	A A	Α	Α	Α	Α	Α	Α	Α.	Α,	Δ.	Α	Α ,	Α,	4 Δ	. A	Α	A A
Reset 0xFFFFFFF		1	1	1	1	1	1	1	1	1	1	1 :	1 1	l 1	1	1	1	1	1	1	1	1 :	1	1	1	1	1 1	1	1	1 1
ID R/W Field																														

A RW NRFHW

Reserved for Nordic hardware design

4.5.1.25 NRFHW[7]

Address offset: 0x06C

Reserved for Nordic hardware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
ID	A A A A A A	A A A A A A A A A		A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1
ID R/W Field Value ID				

A RW NRFHW

Reserved for Nordic hardware design

4.5.1.26 NRFHW[8]

Address offset: 0x070

Reserved for Nordic hardware design

Bit	t number	31 3	30 2	9 2	8 2	7 2	6 25	24	23	22	21	20 :	19 1	l8 1	7 16	15	14	13	12	11 :	10	9	8	7	6	5	4	3 2	1	. 0
ID		Α	A A	A A	A A	Α Α	A	Α	Α	Α	Α	Α	A .	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A	A
Re	eset OxFFFFFFF	1	1 :	1 1	l 1	L 1	l 1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	. 1
ID																														

A RW NRFHW

Reserved for Nordic hardware design

4.5.1.27 NRFHW[9]

Address offset: 0x074

Reserved for Nordic hardware design

Bit number	31	30	29	28 :	27 2	26 2	25 2	24 2	3 2	2 21	20	19	18	17 1	L6 1	L5 1	4 1	.3 1	.2 1	1 1	9	8	7	6	5	4	3 2	2	1 0
ID	Α	Α	Α	Α	Α	A	Δ.	A A	\ <i>A</i>	A A	Α	Α	Α	Α	A .	A ,	Α ,	Δ ,	Δ ,	Α Α	A	Α	Α	Α	Α	Α	A A	۱ ۸	А А
Reset 0xFFFFFFF	1	1	1	1	1	1	1	1 1	1 1	l 1	1	1	1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1 1	L :	1 1
ID R/W Field																													

A RW NRFHW

Reserved for Nordic hardware design

4.5.1.28 NRFHW[10]

Address offset: 0x078

Reserved for Nordic hardware design

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW NRFHW

Reserved for Nordic hardware design



4.5.1.29 NRFHW[11]

Address offset: 0x07C

Reserved for Nordic hardware design



Reserved for Nordic hardware design

4.5.1.30 CUSTOMER[0]

Address offset: 0x080 Reserved for customer

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID	Value	Description

RW CUSTOMER Reserved for customer

4.5.1.31 CUSTOMER[1]

Address offset: 0x084 Reserved for customer

ID																														
Reset	0xFFFFFI	FFF	1	1	1	1	1 :	1 1	1	1	1	1	1	1 1	L 1	. 1	1	1	1	1	l 1	1	1	1	1	1	1	1 1	1	1
ID			Α	Α	Α.	Α.	A A	4 A	Α	Α	Α	Α	Α	A A	Α Α	A	Α	Α	Α	Α /	A	Α	Α	Α	Α	Α	Α	А А	Α	Α
Bit nui	mber		31	30 2	29 2	28 2	27 2	6 25	5 24	23	22	21	20 1	19 1	8 1	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0

RW CUSTOMER Reserved for customer

4.5.1.32 CUSTOMER[2]

Address offset: 0x088 Reserved for customer

ID R/W Field		Description
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RW CUSTOMER Reserved for customer

4.5.1.33 CUSTOMER[3]

Address offset: 0x08C Reserved for customer





ID R/W F									Des																		
Reset 0xFFFFF	FFF	1	1 1	1	1	1	1	1	1	1 1	l 1	1	1 :	l 1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	1
ID		Α	A A	Α	Α	Α	Α	Α	Α	A A	A A	Α	A A	A A	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α .	A .	A A	Α
Bit number		31	30 29	28	27	26	25	24	23 2	22 2	1 20	19	18 1	7 16	15	14	13 1	2 11	10	9	8	7	6	5	4	3 2	1

4.5.1.34 CUSTOMER[4]

Address offset: 0x090 Reserved for customer

	RW	CUSTOME								D			c		ome	_														
ID																														
Reset	t OxFFFI	FFFFF	1	1	1 :	l 1	. 1	. 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1 1	L 1	. 1	1	1	1	1	1	1 1	l 1	1
ID			А	Α.	A A	A A	A	A	Α	Α	Α	Α	Α.	A A	A	Α	Α	Α	Α	A A	\ A	A	Α	Α	Α	Α	Α	А А	A А	Α
Bit nu	umber		31	30 2	9 2	8 27	7 26	5 25	24	23	22	21 :	20 1	19 1	8 17	16	15	14	13 :	12 1	1 1	0 9	8	7	6	5	4	3 2	2 1	0

4.5.1.35 CUSTOMER[5]

Address offset: 0x094 Reserved for customer

ID	R/W	Field	Value ID	Value Description		
Reset	t OxFFFI	FFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1	1 1
ID				A A A A A A A A A A A A A A A A A A A	A A A	A A
Bit nu	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2	1 0

4.5.1.36 CUSTOMER[6]

Address offset: 0x098 Reserved for customer

Bit nu	ımber		31	30 2	29 2	28 27	7 26	5 25	24	23	22	21	20	19 1	8 1	7 16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α.	A A	. A	Α	Α	Α	Α	Α	Α	A	4 Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A ,	А А
Reset	0xFFF	FFFFF	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																															
Α	RW	CUSTOMER								Re	serv	/ed	for	cust	ome	er															

4.5.1.37 CUSTOMER[7]

Address offset: 0x09C Reserved for customer

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description


RW CUSTOMER Reserved for customer

4413_417 v1.11 55



4.5.1.38 CUSTOMER[8]

Address offset: 0x0A0 Reserved for customer



4.5.1.39 CUSTOMER[9]

Address offset: 0x0A4 Reserved for customer

Α	RW	CUSTOMER								Re	serv	/ed	for	cus	tom	er															Т
ID																															
Reset	t OxFFF	FFFFF	1	1 :	1	1 1	. 1	. 1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1
ID			А	Α /	A ,	ДД	. A	A	Α	Α	Α	Α	Α	Α.	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	A ,	4 A	Α	Α	Α
Bit nu	umber		31	30 2	29 2	28 2	7 2	6 25	5 24	23	22	21	20	19 1	l8 1	7 16	15	14	13	12	11	10	9	8	7	6	5 -	4 3	2	1	0

4.5.1.40 CUSTOMER[10]

Address offset: 0x0A8 Reserved for customer

Α	D R/W Field Value ID Value A RW CUSTOMER									Re	serv	ed	for	cust	ome	r															
ID																															
Rese	t OxFFF	FFFFF		1	1	1	1 1	l 1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1	1 1
ID				А	Α	Α	A A	\ <i>A</i>	A	Α	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α,	Δ /	A A	Α	Α	Α	Α	Α	Α	Α	A	4 A
Bit nu	umber			31	30	29	28 2	7 2	6 25	24	23	22	21	20 1	19 1	8 17	16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	3	2	1 0

4.5.1.41 CUSTOMER[11]

Address offset: 0x0AC Reserved for customer

Α	RW	CUSTOMER	Reserved for customer
ID			Value Description
Rese	0xFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			A A A A A A A A A A A A A A A A A A A
Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4.5.1.42 CUSTOMER[12]

Address offset: 0x0B0 Reserved for customer

4413_417 v1.11





Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID	Value Description

Reserved for customer

4.5.1.43 CUSTOMER[13]

Address offset: 0x0B4
Reserved for customer

RW CUSTOMER

ID			Value																												
ID		Field									Des	crip																			
Reset 0	xFFFF	FFFF	1	1	1	1	1	1	1	1	1	1	1 :	l 1	1	1	1 1	1 1	l 1	1	1	1	1	1	1	1	1	1	1 1	1 1	. 1
ID			А	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	A	Α	A	A A	Δ /	Δ Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	A A	4 А	A
Bit num	nber		31	30	29 2	28	27 :	26	25	24	23	22 2	21 2	0 19	18	17 1	16 1	5 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	2 1	. 0

4.5.1.44 CUSTOMER[14]

Address offset: 0x0B8
Reserved for customer

ID	R/W	Field	Value ID	Value Description		
Reset	t OxFFFI	FFFF		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1	1 1
ID				A A A A A A A A A A A A A A A A A A A	A A A	A A
Bit nu	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2	1 0

4.5.1.45 CUSTOMER[15]

Address offset: 0x0BC Reserved for customer

Bit nu	umber		31 3	0 29	28	27 2	26 25	24	23	22	21	20 1	9 18	3 17	16	15 1	4 1	.3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α .	4 A	Α	Α.	А А	Α	Α	Α	Α	A A	4 A	Α	Α	Α,	Α ,	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Α /	А А
Rese	t OxFFF	FFFFF	1	1 1	1	1	1 1	1	1	1	1	1 :	1 1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1 :	1 1
ID																													
Α	RW	CUSTOMER							Re	serv	ed '	for c	usto	mer															

4.5.1.46 CUSTOMER[16]

Address offset: 0x0C0
Reserved for customer

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

A RW CUSTOMER Reserved for customer



4.5.1.47 CUSTOMER[17]

Address offset: 0x0C4 Reserved for customer



4.5.1.48 CUSTOMER[18]

Address offset: 0x0C8 Reserved for customer

Α	ID R/W Field Value ID Value A RW CUSTOMER								Re	serv	/ed	for	cust	tom	er																
ID																															
Reset	t OxFFF	FFFFF		1	1	1	1	1	1 1	. 1	. 1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 1	l 1	. 1	1	1	1	1	1	1 1
ID				А	Α	Α	Α.	Α,	4 A	ι A	Α	Α	Α	Α	A .	А Д	Α	Α	Α	Α	Α	Α	A A	Α Α	A	Α	Α	Α	Α .	A ,	А А
Bit nu	umber			31	30 :	29 :	28 2	27 2	6 25	5 24	4 23	22	21	20 :	19 1	8 1	7 16	15	14	13	12 :	11 1	10 9	8	3 7	6	5	4	3	2	1 0

4.5.1.49 CUSTOMER[19]

Address offset: 0x0CC Reserved for customer

									_																				
ID																													
Reset	0xFFFF	FFFF	1	1 1	1	1	1 1	. 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 1	1 1	1	1	1	1	1	1 :	l 1
ID			Α .	A A	Α	Α	ΑА	ι A	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	A	Α Α	Δ Δ	Α	Α	Α	Α	Α	A A	A A
Bit nu	mber		31 3	80 29	28	27	26 2!	5 24	4 23	22	21	20	19 1	18 1	7 16	15	14	13	12 :	11 1	.0 9	9 8	7	6	5	4	3	2	1 0

RW CUSTOMER Reserved for customer

4.5.1.50 CUSTOMER[20]

Address offset: 0x0D0 Reserved for customer

Bit nu	mber		31 3	0 29	28	27 26	5 25	24 2	23 22	21	20 1	9 18	17 1	6 1	5 14	13	12 1	1 10	9	8	7	6	5 4	4 3	2	1	C
ID			A A	A	Α	A A	Α	Α .	A A	Α	A A	A	A A	4 Α	A	Α	A A	A A	Α	Α	Α	Α	A A	Δ Δ	A	Α	Д
Reset	0xFFFFFFF		1 1	. 1	1	1 1	1	1	1 1	1	1 1	. 1	1 :	1 1	1	1	1 1	1	1	1	1	1	1 :	1 1	. 1	1	1
ID																											
Α	RW CUSTOMI	ER						F	Reser	ved :	for c	ustoi	ner														_

4.5.1.51 CUSTOMER[21]

Address offset: 0x0D4 Reserved for customer





ID R/W F									Des																		
Reset 0xFFFFF	FFF	1	1 1	1	1	1	1	1	1	1 1	l 1	1	1 :	l 1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	1
ID		Α	A A	Α	Α	Α	Α	Α	Α	A A	A A	Α	A A	A A	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α .	A .	A A	Α
Bit number		31	30 29	28	27	26	25	24	23 2	22 2	1 20	19	18 1	7 16	15	14	13 1	2 11	10	9	8	7	6	5	4	3 2	1

4.5.1.52 CUSTOMER[22]

Address offset: 0x0D8

Reserved for customer

ID																															
ID		Field									Des	crip																			
Reset 0	xFFFF	FFFF	1	1	1	1	1	1	1	1	1	1	1 :	l 1	1	1	1 1	1 1	l 1	1	1	1	1	1	1	1	1	1	1 1	1 1	. 1
ID			А	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	A	Α	A	A A	Δ /	Δ Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	A A	4 А	A
Bit num	nber		31	30	29 2	28	27 :	26	25	24	23	22 2	21 2	0 19	18	17 1	16 1	5 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	2 1	. 0

4.5.1.53 CUSTOMER[23]

Address offset: 0x0DC Reserved for customer

Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A	A A A A
Reset	0xFFFI	FFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1
ID				
A	RW	CUSTOMER	Reserved for customer	

4.5.1.54 CUSTOMER[24]

Address offset: 0x0E0 Reserved for customer

Bit no	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Rese	0xFFF	FFFFF	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID			Value Description
Α	RW	CUSTOMER	Reserved for customer

4.5.1.55 CUSTOMER[25]

Address offset: 0x0E4 Reserved for customer

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	AAAAAA	A A A A A A A A A A A A A A A A A A A
Reset 0xFFFFFFF	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field Value ID		Description

RW CUSTOMER Reserved for customer

4413_417 v1.11 59



4.5.1.56 CUSTOMER[26]

Address offset: 0x0E8 Reserved for customer



4.5.1.57 CUSTOMER[27]

Address offset: 0x0EC Reserved for customer

Α	RW	(CUSTOMER								Re	serv	ed	for	cust	ome	er															
ID																																
Rese	t OxFFF	FFF	FFF	1	1	1	1 :	1 1	1	1	1	1	1	1	1 :	1 1	1	1	1	1	1	1	1	1 :	1 1	l 1	l 1	. 1	1	1	1	1
ID				А	Α	Α	A A	A A	A	Α	Α	Α	Α	Α	A A	4 A	Α	Α	Α	Α	Α	Α.	Α ,	Δ ,	Δ /	A A	A A	Α	Α	Α	Α .	A
Bit n	umber			31	30 :	29 :	28 2	7 2	6 25	24	23	22	21	20 :	19 1	8 17	7 16	15	14	13	12 :	11 1	10 !	9 8	3 7	7 6	5 5	4	3	2	1	0

4.5.1.58 CUSTOMER[28]

Address offset: 0x0F0 Reserved for customer

									_																				
ID																													
Reset	0xFFFF	FFFF	1	1 1	1	1	1 1	. 1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 1	1 1	1	1	1	1	1	1 :	l 1
ID			Α .	A A	Α	Α	ΑА	ι A	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	A	Α Α	Δ Δ	Α	Α	Α	Α	Α	A A	A A
Bit nu	mber		31 3	80 29	28	27	26 2!	5 24	4 23	22	21	20	19 1	18 1	7 16	15	14	13	12 :	11 1	.0 9	9 8	7	6	5	4	3	2	1 0

RW CUSTOMER Reserved for customer

4.5.1.59 CUSTOMER[29]

Address offset: 0x0F4 Reserved for customer

Bit nu	mber		31 3	0 29	28	27 26	5 25	24 2	23 22	21	20 1	9 18	17 1	6 1	5 14	13	12 1	1 10	9	8	7	6	5 4	4 3	2	1	C
ID			A A	A	Α	A A	Α	Α .	A A	Α	A A	A	A A	4 Α	A	Α	A A	A A	Α	Α	Α	Α	A A	Δ Δ	A	Α	Д
Reset	0xFFFFFFF		1 1	. 1	1	1 1	1	1	1 1	1	1 1	. 1	1 :	1 1	1	1	1 1	1	1	1	1	1	1 :	1 1	. 1	1	1
ID																											
Α	RW CUSTOMI	ER						F	Reser	ved :	for c	ustoi	ner														_

4.5.1.60 CUSTOMER[30]

Address offset: 0x0F8 Reserved for customer








4.5.1.61 CUSTOMER[31]

Address offset: 0x0FC Reserved for customer




4.5.1.62 PSELRESET[0]

Address offset: 0x200

Mapping of the nRESET function (see POWER chapter for details)

Note: All PSELRESET registers have to contain the same value for a pin mapping to be valid. If values are not the same, there will be no nRESET function exposed on a GPIO. As a result, the device will always start independently of the levels present on any of the GPIOs.



4.5.1.63 PSELRESET[1]

Address offset: 0x204

Mapping of the nRESET function (see POWER chapter for details)

Note: All PSELRESET registers have to contain the same value for a pin mapping to be valid. If values are not the same, there will be no nRESET function exposed on a GPIO. As a result, the device will always start independently of the levels present on any of the GPIOs.



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		18	GPIO pin number onto which nRESET is exposed
В	RW	PORT		0	Port number onto which nRESET is exposed
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

4.5.1.64 APPROTECT

Address offset: 0x208
Access port protection

Bit nu	umber				3	1 30 29	28 27	7 26	25 2	4 23	22	21 2	0 1	.9 18	3 17	16	15 1	4 13	12	11	10 9	8	7	6	5	4	3	2	1	0
ID																							Α	Α	Α	Α	Α	Α	Α .	Α
Rese	t OxFFFI	FFFFF			1	1 1	1 1	. 1	1 1	l 1	1	1 :	1 :	1 1	1	1	1 1	. 1	1	1	1 1	l 1	1	1	1	1	1	1	1	1
ID																														
Α	RW	PALL								Ena	able	e or o	disa	ble a	ассе	ess p	ort p	rote	ectio	n.										
										See	e De	ebug	an	d tra	ice (on pa	age (7 fc	or mo	ore	info	rmat	ion							
			Di	sabled	0	xFF				Hai	rdw	vare	disa	able	of a	cces	s po	rt pr	otec	tio	n for	dev	ices	wh	ere	e ac	cess	ро	rt	
										pro	otec	ction	is c	contr	olle	d by	har	dwa	re											
			H	wDisabled	0	x5A				Hai	rdw	vare	disa	able	of a	cces	s po	rt pr	otec	tio	n for	dev	ices	wh	ere	e ac	cess	ро	rt	
										pro	otec	ction	is c	ontr	olle	d by	har	dwa	re ar	nd s	oftv	/are								
			Er	nabled	0	x00				Ena	able	е																		

4.5.1.65 NFCPINS

Address offset: 0x20C


Setting of pins dedicated to NFC functionality: NFC antenna or GPIO

Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					
Rese	t OxFFF	FFFFF		1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PROTECT			Setting of pins dedicated to NFC functionality
			Disabled	0	Operation as GPIO pins. Same protection as normal GPIO pins.
			NFC	1	Operation as NFC antenna pins. Configures the protection for NFC
					operation.

4.5.1.66 **DEBUGCTRL**

Address offset: 0x210 Processor debug control






4.5.1.67 REGOUTO

Address offset: 0x304

Output voltage from REG0 regulator stage. The maximum output voltage from this stage is given as VDDH - V_VDDH-VDD.



4.6 EasyDMA

EasyDMA is a module implemented by some peripherals to gain direct access to Data RAM.

EasyDMA is an AHB bus master similar to CPU and is connected to the AHB multilayer interconnect for direct access to Data RAM. EasyDMA is not able to access flash.

A peripheral can implement multiple EasyDMA instances to provide dedicated channels. For example, for reading and writing of data between the peripheral and RAM. This concept is illustrated in EasyDMA example on page 64.






Figure 4: EasyDMA example

An EasyDMA channel is implemented in the following way, but some variations may occur:

```
READERBUFFER_SIZE 5
WRITERBUFFER_SIZE 6

uint8_t readerBuffer[READERBUFFER_SIZE] __at__ 0x20000000;
uint8_t writerBuffer[WRITERBUFFER_SIZE] __at__ 0x200000005;

// Configuring the READER channel
MYPERIPHERAL->READER.MAXCNT = READERBUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &readerBuffer;

// Configure the WRITER channel
MYPERIPHERAL->WRITER.MAXCNT = WRITEERBUFFER_SIZE;
MYPERIPHERAL->WRITER.MAXCNT = &writerBuffer;
```

This example shows a peripheral called MYPERIPHERAL that implements two EasyDMA channels - one for reading called READER, and one for writing called WRITER. When the peripheral is started, it is assumed that the peripheral will perform the following tasks:

- Read 5 bytes from the readerBuffer located in RAM at address 0x20000000
- · Process the data
- Write no more than 6 bytes back to the writerBuffer located in RAM at address 0x20000005

The memory layout of these buffers is illustrated in EasyDMA memory layout on page 64.

0x20000000	readerBuffer[0]	readerBuffer[1]	readerBuffer[2]	readerBuffer[3]
0x20000004	readerBuffer[4]	writerBuffer[0]	writerBuffer[1]	writerBuffer[2]
0x20000008	writerBuffer[3]	writerBuffer[4]	writerBuffer[5]	

Figure 5: EasyDMA memory layout

The WRITER.MAXCNT register should not be specified larger than the actual size of the buffer (writerBuffer). Otherwise, the channel would overflow the writerBuffer.



Once an EasyDMA transfer is completed, the AMOUNT register can be read by the CPU to see how many bytes were transferred. For example, CPU can read MYPERIPHERAL->WRITER.AMOUNT register to see how many bytes WRITER wrote to RAM.

Note: The PTR register of a READER or WRITER must point to a valid memory region before use. The reset value of a PTR register is not guaranteed to point to valid memory. See Memory on page 21 for more information about the different memory regions and EasyDMA connectivity.

4.6.1 EasyDMA error handling

Some errors may occur during DMA handling.

If READER.PTR or WRITER.PTR is not pointing to a valid memory region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur. An EasyDMA channel is an AHB master. Depending on the peripheral, the peripheral may either stall and wait for access to be granted, or lose data.

4.6.2 EasyDMA array list

EasyDMA is able to operate in Array List mode.

The Array List mode is implemented in channels where the LIST register is available.

The array list does not provide a mechanism to explicitly specify where the next item in the list is located. Instead, it assumes that the list is organized as a linear array where items are located one after the other in RAM.

The EasyDMA Array List can be implemented by using the data structure ArrayList_type as illustrated in the code example below using a READER EasyDMA channel as an example:

```
#define BUFFER_SIZE 4

typedef struct ArrayList
{
   uint8_t buffer[BUFFER_SIZE];
} ArrayList_type;

ArrayList_type ReaderList[3] __at__ 0x20000000;

MYPERIPHERAL->READER.MAXCNT = BUFFER_SIZE;
MYPERIPHERAL->READER.PTR = &ReaderList;
MYPERIPHERAL->READER.LIST = MYPERIPHERAL_READER_LIST_ArrayList;
```

The data structure only includes a buffer with size equal to the size of READER.MAXCNT register. EasyDMA uses the READER.MAXCNT register to determine when the buffer is full.



READER.PTR = &ReaderList




Figure 6: EasyDMA array list

4.7 AHB multilayer

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to all the slave devices using an interconnection matrix. The bus masters are assigned priorities, which are used to resolve access when two (or more) bus masters request access to the same slave device. When that occurs, the following rules apply:

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted the access first.
- Bus masters with lower priority are stalled until the higher priority master has completed its transaction.
- If the higher priority master pauses at any point during its transaction, the lower priority master in queue is temporarily granted access to the slave device until the higher priority master resumes its activity.
- Bus masters that have the same priority are mutually exclusive, thus cannot be used concurrently.

Some peripherals, such as RADIO, do not have a safe stalling mechanism (no internal data buffering, or opportunity to pause incoming data). Being a low priority bus master might cause loss of data for such peripherals upon bus contention. To avoid AHB bus contention when using multiple bus masters, follow these guidelines:

- Avoid situations where more than one bus master is accessing the same slave.
- If more than one bus master is accessing the same slave, make sure that the bus bandwidth is not exhausted.

Below is a list of bus masters in the system and their priorities.



Bus master name	Description
CPU	
CTRL-AP	
USB	
CRYPTOCELL	
SPIM1/SPIS1/TWIM1/TWIS1	Same priority and mutually exclusive
RADIO	Same priority and metadary exclusive
CCM/ECB/AAR	Same priority and mutually exclusive
SAADC	Same priority and mutually exclusive
UARTEO	
SPIMO/SPISO/TWIMO/TWISO	Same priority and mutually exclusive
SPIM2/SPIS2	Same priority and mutually exclusive
NFCT	same priority and mutually exclusive
125	
PDM	
PWM0	
PWM1	
PWM2	
QSPI	
PWM3	
UARTE1	
SPIM3	

Table 5: AHB bus masters (listed from highest to lowest priority)

Defined bus masters are the CPU and peripherals with implemented EasyDMA. The available slaves are RAM AHB slaves. How the bus masters and slaves are connected using the interconnection matrix is illustrated in Memory on page 21.

4.8 Debug and trace

The debug and trace system offers a flexible and powerful mechanism for non-intrusive debugging.




Figure 7: Debug and trace overview

The main features of the debug and trace system are the following:

• Two-pin serial wire debug (SWD) interface



- Flash patch and breakpoint (FPB) unit that supports the following comparators:
 - Two literal comparators
 - Six instruction comparators
- Data watchpoint and trace (DWT) unit with four comparators
- Instrumentation trace macrocell (ITM)
- Embedded trace macrocell (ETM)
- Trace port interface unit (TPIU)
 - 4-bit parallel trace of ITM and ETM trace data
 - Serial wire output (SWO) trace of ITM data

4.8.1 DAP - Debug access port

An external debugger can access the device via the DAP.

The debug access port (DAP) implements a standard ARM CoreSight serial wire debug port (SW-DP), which implements the serial wire debug protocol (SWD). SWD is a two-pin serial interface, see SWDCLK and SWDIO in Debug and trace overview on page 67.

In addition to the default access port in CPU (AHB-AP), the DAP includes a custom control access port (CTRL-AP). The CTRL-AP is described in more detail in CTRL-AP - Control access port on page 71.

Note:

- The SWDIO line has an internal pull-up resistor.
- The SWDCLK line has an internal pull-down resistor.

4.8.2 Access port protection

Access port protection blocks the debugger from read and write access to all CPU registers and memory-mapped addresses when enabled.

Access port protection is enabled and disabled differently depending on the build code of the device.

Access port protection controlled by hardware

This information refers to build codes Dxx and earlier.

By default, access port protection is disabled.

Access port protection is enabled by writing UICR.APPROTECT to Enabled and performing any reset. See Reset on page 89 for more information.

Access port protection is disabled by issuing an ERASEALL command via CTRL-AP. This command will erase the flash, UICR, and RAM, including UICR.APPROTECT. Erasing UICR will set UICR.APPROTECT value to Disabled. CTRL-AP is described in more detail in CTRL-AP - Control access port on page 71.

Access port protection controlled by hardware and software

This information refers to build codes Fxx and later.

By default, access port protection is enabled.

Access port protection is disabled by issuing an ERASEALL command via CTRL-AP. Read CTRL-AP.APPROTECTSTATUS to ensure that access port protection is disabled, and repeat the ERASEALL command if needed. This command will erase the flash, UICR, and RAM. CTRL-AP is described in more detail in CTRL-AP - Control access port on page 71. Access port protection will remain disabled until one of the following occurs:



- Pin reset
- Power or brownout reset
- Watchdog reset if not in Debug Interface Mode, see Debug Interface mode on page 73
- · Wake from System OFF if not in Emulated System OFF

To keep access port protection disabled, the following actions must be performed:

- Program UICR.APPROTECT to HwDisabled. This disables the hardware part of the access port protection scheme after the first reset of any type. The hardware part of the access port protection will stay disabled as long as UICR.APPROTECT is not overwritten.
- Firmware must write APPROTECT.DISABLE to SwDisable. This disables the software part of the access port protection scheme.

Note: Register APPROTECT.DISABLE is reset after pin reset, power or brownout reset, watchdog reset, or wake from System OFF as mentioned above.

The following figure is an example on how a device with access port protection enabled can be erased, programmed, and configured to allow debugging. Operations sent from debugger as well as registers written by firmware will affect the access port state.




Figure 8: Access port unlocking

Access port protection is enabled when the disabling conditions are not present. For additional security, it is recommended to write <code>Enabled</code> to <code>UICR.APPROTECT</code>, and have firmware write <code>Force</code> to <code>APPROTECT.FORCEPROTECT</code>. This is illustrated in the following figure.

Note: Register APPROTECT.FORCEPROTECT is reset after any reset.






Figure 9: Force access port protection

4.8.2.1 Registers

Instances

Instance	Base address	Description
APPROTECT	0x40000000	APPROTECT control


Register overview

Register	Offset	Description
FORCEPROTECT	0x550	Software force enable APPROTECT mechanism until next reset.
DISABLE	0x558	Software disable APPROTECT mechanism

4.8.2.1.1 FORCEPROTECT

Address offset: 0x550


Software force enable APPROTECT mechanism until next reset.



4.8.2.1.2 DISABLE

Address offset: 0x558

Software disable APPROTECT mechanism



4.8.3 CTRL-AP - Control access port

The control access port (CTRL-AP) is a custom access port that enables control of the device when other access ports in the DAP are disabled by the access port protection.

Access port protection is described in more detail in Access port protection on page 68.

Control access port has the following features:

- Soft reset see Reset on page 89 for more information
- Disabling of access port protection device control is allowed through CTRL-AP even when all other access ports in DAP are disabled by access port protection

4.8.3.1 Registers

Register overview

Register	Offset	Description
RESET	0x000	Soft reset triggered through CTRL-AP
ERASEALL	0x004	Erase all
ERASEALLSTATUS	0x008	Status register for the ERASEALL operation
APPROTECTSTATUS	0x00C	Status register for access port protection
IDR	0x0FC	CTRL-AP identification register, IDR

4.8.3.1.1 RESET

Address offset: 0x000

Soft reset triggered through CTRL-AP

Bit nu	ımber			31 3	30 29	9 28	3 27	26	25	24	23 :	22 2	21 2	0 19	18	17	16	15	14	13	12	11	10	9 8	8 7	7 6	5	4	3	2	1 ()
ID																															A	
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0 (
ID				Value							Des																					I
Α	RW	RESET								:	Soft	t res	set t	rigge	ered	d th	rou	gh (CTR	L-A	P. S	ee	Res	et b	eha	vior	in	POV	VER	cha	pter	
										1	for	mor	re de	etail	s.																	
			NoReset	0							Res	et is	no	act	ive																	
			Reset	1							Res	et is	act	ive.	Dev	/ice	is h	eld	in	res	et.											

4.8.3.1.2 ERASEALL

Address offset: 0x004

Erase all



Bit nu	mber			31	30 29	28	3 27	26 2	5 24	4 23	22	21 2	0 19	9 18	17	16	15 1	4 1	3 12	11	10	9	8	7	6 !	5 4	3	2	1 0
ID																													А
Reset	0x000	00000		0 0 0 0 0 0 0 0 0 Value					0	0	0 (0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0 0	0	0	0 0	
ID																													
Α	W	ERASEALL								Era	ase	all fla	ish a	and	RAN	Λ													
			NoOperation	0						No	о ор	erati	on																
			Erase	1						Era	ase	all fla	ish a	and	RAN	Λ													

4.8.3.1.3 ERASEALLSTATUS

Address offset: 0x008

Status register for the ERASEALL operation

Bit nu	ımber			31	30 2	29 2	8 27	7 26	25	24	23 :	22 2	21 2	20 1	9 1	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																Α
Reset	t 0x000	00000		0	0	0 0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	R	ERASEALLSTATUS									Stat	tus	regi	ster	for	the	ER	ASE	ALI	. ор	era	tior	1									
			Ready	0							ERA	\SE/	ALL	is re	ady	/																
			Busy						ERA	ASE/	ALL	is bu	ısy	(on-	goi	ng)																

4.8.3.1.4 APPROTECTSTATUS

Address offset: 0x00C

Status register for access port protection

Bit nu	mber			31	30 2	9 28	3 27	26	25 2	4 2	23 22	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7 (5 5	4	3	2	1	0
ID																																Α
Reset	0x000	00000		0	0 (0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0
ID																																
Α	R	APPROTECTSTATUS								S	tatu	s re	gist	er fo	or a	cce	ss p	or	t pı	ote	ctio	on										
			Enabled	0						Δ	Acce	ss p	ort	prot	ecti	ion	ena	abl	ed													
			Disabled							Acce	ss p	ort	prot	ecti	ion	not	t er	nab	led													

4.8.3.1.5 IDR

Address offset: 0x0FC

CTRL-AP identification register, IDR

Bit nu	ımber			31	30	29	28	27	26	25 2	4 2	23 2	22 2	21 2	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
ID				Е	Ε	Ε	Ε	D	D	D [)	С	С	С	С	С	С	С	В	В	В	В						Α	Α	Α	Α	Α	Α	A A	
Reset	0x028	80000		0	0	0	0	0	0	1 (0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
ID												Des																							
Α	R	APID											der	ntifi	icat	ion	ı																		
В	R	CLASS										Acce	ess	poi	rt (/	AP)	cla	SS																	
			NotDefined	0x	0						1	No	defi	ine	d cl	ass																			
			MEMAP	0x	8						ſ	Mer	nor	ry a	cce	SS	por	t																	
С	R	JEP106ID									J	JEDI	EC J	IEP:	106	ide	ent	ity	cod	e															
D	R	JEP106CONT									J	JEDI	EC J	IEP:	106	со	nti	nua	tio	n c	ode	è													
E	R	REVISION			F	Revi	isio	n																											





4.8.3.2 Electrical specification

4.8.3.2.1 Control access port

Symbol	Description	Min.	Тур.	Max.	Units
R _{pull}	Internal SWDIO and SWDCLK pull up/down resistance		13		kΩ
f _{SWDCLK}	SWDCLK frequency	0.125		8	MHz

4.8.4 Debug Interface mode

Before an external debugger can access either CPU's access port (AHB-AP) or the control access port (CTRL-AP), the debugger must first request the device to power up via CxxxPWRUPREQ in the SWJ-DP.

If the device is in System OFF when power is requested via CxxxPWRUPREQ, the system will wake up and the DIF flag in RESETREAS on page 95 will be set. The device is in the Debug Interface mode as long as the debugger is requesting power via CxxxPWRUPREQ. Once the debugger stops requesting power via CxxxPWRUPREQ, the device is back in normal mode. Some peripherals behave differently in Debug Interface mode compared to normal mode. These differences are described in more detail in the chapters of the peripherals that are affected.

When a debug session is over, the external debugger must make sure to put the device back into normal mode since the overall power consumption is higher in Debug Interface mode than in normal mode.

For details on how to use the debug capabilities, read the debug documentation of your IDE.

4.8.5 Real-time debug

The nRF52840 supports real-time debugging.

Real-time debugging allows interrupts to execute to completion in real time when breakpoints are set in Thread mode or lower priority interrupts. This enables developers to set breakpoints and single-step through the code without the risk of real-time event-driven threads running at higher priority failing. For example, this enables the device to continue to service the high-priority interrupts of an external controller or sensor without failure or loss of state synchronization while the developer steps through code in a low-priority thread.

4.8.6 Trace

The device supports ETM and ITM trace.

Trace data from the ETM and the ITM is sent to an external debugger via a 4-bit wide parallel trace port interface unit (TPIU), see TRACEDATA[0] through TRACEDATA[3] and TRACECLK in Debug and trace overview on page 67.

In addition to parallel trace, the TPIU supports serial trace via the serial wire output (SWO) trace protocol. Parallel and serial trace cannot be used at the same time. ETM trace is only supported in Parallel Trace mode, while ITM trace is supported in both Parallel and Serial Trace modes.

For details on how to use the trace capabilities, read the debug documentation of your IDE.

TPIU's trace pins are multiplexed with GPIOs. SWO and TRACEDATA[0] use the same GPIO. See Pin assignments on page 926 for more information.

Trace speed is configured in register TRACECONFIG on page 170. The speed of the trace pins depends on the DRIVE setting of the GPIOs that the trace pins are multiplexed with. Only SOS1 and H0H1 drives are suitable for debugging. SOS1 is the default DRIVE setting at reset. If parallel or serial trace port signals are not fast enough with the default settings, all GPIOs in use for tracing should be set to high drive (H0H1). The DRIVE setting for these GPIOs should not be overwritten by firmware during the debugging session.



4.8.6.1 Registers

4.8.6.2 Electrical specification

4.8.6.2.1 Trace port

Symbol	Description	Min.	Тур.	Max.	Units
T _{cyc}	Clock period as defined by Arm in the Timing specifications for Trace Port	62.5		500	ns
	Physical Interface of the Embedded Trace Macrocell Architecture Specificatio	n			



5 Power and clock management

5.1 Power management unit (PMU)

Power and clock management in nRF52840 is designed to automatically ensure maximum power efficiency.

The core of the power and clock management system is the power management unit (PMU) illustrated in the following figure.




Figure 10: Power management unit

The PMU automatically detects which power and clock resources are required by the different system components at any given time. The PMU will then automatically start/stop and choose operation modes in supply regulators and clock sources, to achieve the lowest power consumption possible.

5.2 Current consumption

Because the system is continually being tuned by the Power management unit (PMU) on page 75, estimating an application's current consumption can be challenging when measurements cannot be directly performed on the hardware. To facilitate the estimation process, a set of current consumption scenarios are provided to show the typical current drawn from the VDD supply.

Each scenario specifies a set of operations and conditions applying to the given scenario. The following table shows a set of common conditions used in all scenarios, unless otherwise stated in the description of a given scenario. All scenarios are listed in Electrical specification on page 76.



Condition	Value
Supply	3 V on VDD/VDDH (Normal voltage mode)
Temperature	25°C
СРИ	WFI (wait for interrupt)/WFE (wait for event) sleep
Peripherals	All idle
Clock	Not running
Regulator	LDO
RAM	In System ON, full 256 kB powered. In System OFF, full 256 kB retention.
Compiler	GCC v4.9.3 20150529 (arm-none-eabi-gcc). • Compiler flags: -00 -falign-functions=16 -fno-strict-aliasing -mcpu=cortex-m4 -mfloat-abi=soft -msoft-float -mthumb.
Cache enabled ²	Yes
32 MHz crystal ³	SMD 2520, 32 MHz, 10 pF +/- 10 ppm

Table 6: Current consumption scenarios, common conditions

5.2.1 Electrical specification

5.2.1.1 Sleep

Description	Min.	Тур.	Max.	Units
System ON, no RAM retention, wake on any event		0.97		μΑ
System ON, full 256 kB RAM retention, wake on any event		2.35		μΑ
System ON, full 256 kB RAM retention, wake on any event, power-fail		2.35		μΑ
comparator enabled				
System ON, full 256 kB RAM retention, wake on GPIOTE input (event mode)		17.37		μΑ
System ON, full 256 kB RAM retention, wake on GPIOTE PORT event		2.36		μΑ
System ON, no RAM retention, wake on RTC (running from LFRC clock)		1.50		μΑ
System ON, full 256 kB RAM retention, wake on RTC (running from LFRC		3.16		μΑ
clock)				
System OFF, no RAM retention, wake on reset		0.40		μΑ
System OFF, no RAM retention, wake on LPCOMP		0.86		μΑ
System OFF, full 256 kB RAM retention, wake on reset		1.86		μΑ
System ON, no RAM retention, wake on any event, 5 V supply on VDDH, REGO	0	1.29		μΑ
output = 3.3 V				
System OFF, no RAM retention, wake on reset, 5 V supply on VDDH, REGO		0.95		μΑ
output = 3.3 V				
	System ON, no RAM retention, wake on any event System ON, full 256 kB RAM retention, wake on any event System ON, full 256 kB RAM retention, wake on any event, power-fail comparator enabled System ON, full 256 kB RAM retention, wake on GPIOTE input (event mode) System ON, full 256 kB RAM retention, wake on GPIOTE PORT event System ON, no RAM retention, wake on RTC (running from LFRC clock) System ON, full 256 kB RAM retention, wake on RTC (running from LFRC clock) System OFF, no RAM retention, wake on reset System OFF, no RAM retention, wake on LPCOMP System OFF, full 256 kB RAM retention, wake on reset System ON, no RAM retention, wake on any event, 5 V supply on VDDH, REGO output = 3.3 V System OFF, no RAM retention, wake on reset, 5 V supply on VDDH, REGO	System ON, no RAM retention, wake on any event System ON, full 256 kB RAM retention, wake on any event System ON, full 256 kB RAM retention, wake on any event, power-fail comparator enabled System ON, full 256 kB RAM retention, wake on GPIOTE input (event mode) System ON, full 256 kB RAM retention, wake on GPIOTE PORT event System ON, no RAM retention, wake on RTC (running from LFRC clock) System ON, full 256 kB RAM retention, wake on RTC (running from LFRC clock) System OFF, no RAM retention, wake on reset System OFF, no RAM retention, wake on LPCOMP System OFF, no RAM retention, wake on reset System ON, no RAM retention, wake on any event, 5 V supply on VDDH, REGO output = 3.3 V System OFF, no RAM retention, wake on reset, 5 V supply on VDDH, REGO	System ON, no RAM retention, wake on any event 0.97 System ON, full 256 kB RAM retention, wake on any event 2.35 System ON, full 256 kB RAM retention, wake on any event, power-fail 2.35 comparator enabled System ON, full 256 kB RAM retention, wake on GPIOTE input (event mode) 17.37 System ON, full 256 kB RAM retention, wake on GPIOTE PORT event 2.36 System ON, no RAM retention, wake on RTC (running from LFRC clock) 1.50 System ON, full 256 kB RAM retention, wake on RTC (running from LFRC clock) 3.16 clock) System OFF, no RAM retention, wake on reset 0.40 System OFF, no RAM retention, wake on LPCOMP 0.86 System OFF, full 256 kB RAM retention, wake on reset 1.86 System ON, no RAM retention, wake on any event, 5 V supply on VDDH, REGO 1.29 output = 3.3 V System OFF, no RAM retention, wake on reset, 5 V supply on VDDH, REGO 0.95	System ON, no RAM retention, wake on any event 0.97 System ON, full 256 kB RAM retention, wake on any event 2.35 System ON, full 256 kB RAM retention, wake on any event, power-fail 2.35 comparator enabled 17.37 System ON, full 256 kB RAM retention, wake on GPIOTE input (event mode) 17.37 System ON, full 256 kB RAM retention, wake on GPIOTE PORT event 2.36 System ON, no RAM retention, wake on RTC (running from LFRC clock) 1.50 System ON, full 256 kB RAM retention, wake on RTC (running from LFRC clock) 3.16 clock) System OFF, no RAM retention, wake on reset 0.40 System OFF, no RAM retention, wake on LPCOMP 0.86 System OFF, full 256 kB RAM retention, wake on reset 1.86 System ON, no RAM retention, wake on any event, 5 V supply on VDDH, REGO 1.29 output = 3.3 V System OFF, no RAM retention, wake on reset, 5 V supply on VDDH, REGO 0.95

4413_417 v1.11 76



Applies only when CPU is running from flash memory
 Applies only when HFXO is running




Figure 11: System OFF, no RAM retention, wake on reset (typical values)




Figure 12: System ON, no RAM retention, wake on any event (typical values)



5.2.1.2 COMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{COMP,LP}	COMP enabled, low power mode		30.1		μΑ
I _{COMP,NORM}	COMP enabled, normal mode		31.8		μΑ
I _{COMP,HS}	COMP enabled, high-speed mode		35.1		μΑ

5.2.1.3 CPU running

Symbol	Description	Min.	Тур.	Max.	Units
I _{CPU0}	CPU running CoreMark @64 MHz from flash, Clock = HFXO, Regulator = DC/		3.3		mA
	DC				
I _{CPU1}	CPU running CoreMark @64 MHz from flash, Clock = HFXO		6.3		mA
I _{CPU2}	CPU running CoreMark @64 MHz from RAM, Clock = HFXO, Regulator = DC/		2.8		mA
	DC				
I _{CPU3}	CPU running CoreMark @64 MHz from RAM, Clock = HFXO		5.2		mA
I _{CPU4}	CPU running CoreMark @64 MHz from flash, Clock = HFINT, Regulator = DC/		3.1		mA
	DC				

5.2.1.4 NFCT active

Symbol	Description	Min.	Тур.	Max.	Units
I _{sense}	Current in SENSE STATE ⁴		100		nA
l _{activated}	Current in ACTIVATED STATE		400		μΑ

5.2.1.5 Radio transmitting/receiving

Symbol	Description	Min.	Тур.	Max.	Units
I _{RADIO_TX0}	Radio transmitting @ 8 dBm output power, 1 Mbps Bluetooth Low Energy		16.40		mA
	(BLE) mode, Clock = HFXO, Regulator = DC/DC				
I _{RADIO_TX1}	Radio transmitting @ 0 dBm output power, 1 Mbps BLE mode, Clock = HFXO,		6.40		mA
	Regulator = DC/DC				
I _{RADIO_TX2}	Radio transmitting @ -40 dBm output power, 1 Mbps BLE mode, Clock =		3.83		mA
	HFXO, Regulator = DC/DC				
I _{RADIO_TX3}	Radio transmitting @ 0 dBm output power, 1 Mbps BLE mode, Clock = HFXO		10.80		mA
I _{RADIO_TX4}	Radio transmitting @ -40 dBm output power, 1 Mbps BLE mode, Clock = HFX0)	4.82		mA
I _{RADIO_TX5}	Radio transmitting @ 0 dBm output power, 250 kbit/s IEE 802.15.4-2006		6.40		mA
	mode, Clock = HFXO, Regulator = DC/DC				
I _{RADIO_RX0}	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC		6.26		mA
I _{RADIO_RX1}	Radio receiving @ 1 Mbps BLE mode, Clock = HFXO		10.10		mA
I _{RADIO_RX2}	Radio receiving @ 250 kbit/s IEE 802.15.4-2006 mode, Clock = HFXO,		6.53		mA
	Regulator = DC/DC				



⁴ This current does not apply when in NFC field




Figure 13: Radio transmitting @ 8 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)




Figure 14: Radio transmitting @ 0 dBm output power, 1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC (typical values)



5.2.1.6 RNG active

Symbol	Description	Min.	Тур.	Max.	Units
I _{RNG0}	RNG running		635		μΑ

5.2.1.7 SAADC active

Symbol	Description	Min.	Тур.	Max.	Units
I _{SAADC,RUN}	SAADC sampling @ 16 ksps, Acquisition time = 20 μs, Clock = HFXO, Regulato	r	1.24		mA
	= DC/DC				

5.2.1.8 TEMP active

Symbol	Description	Min.	Тур.	Max.	Units
I _{TEMP0}	TEMP started		1.05		mA

5.2.1.9 TIMER running

Symbol	Description	Min.	Тур.	Max.	Units
I _{TIMERO}	One TIMER instance running @ 1 MHz, Clock = HFINT		418		μΑ
I _{TIMER1}	Two TIMER instances running @ 1 MHz, Clock = HFINT		418		μΑ
I _{TIMER2}	One TIMER instance running @ 1 MHz, Clock = HFXO		646		μΑ
I _{TIMER3}	One TIMER instance running @ 16 MHz, Clock = HFINT		595		μΑ
I _{TIMER4}	One TIMER instance running @ 16 MHz, Clock = HFXO		823		μΑ

5.2.1.10 USBD running

Symbol	Description	Min.	Тур.	Max.	Units
I _{USB,ACTIVE,VBUS}	Current from VBUS supply, USB active		2.4		mA
I _{USB,SUSPEND,VBUS}	Current from VBUS supply, USB suspended, CPU sleeping		262		μΑ
I _{USB,ACTIVE,VDD}	Current from VDD supply (normal voltage mode), all RAM retained,		7.73		mA
	regulator=LDO, CPU running, USB active				
I _{USB,SUSPEND,VDD}	Current from VDD supply (normal voltage mode), all RAM retained,		173		μΑ
	regulator=LDO, CPU sleeping, USB suspended				
I _{USB,ACTIVE,VDDH}	Current from VDDH supply (high voltage mode), VDD=3 V (REG0 output), all		7.46		mA
	RAM retained, regulator=LDO, CPU running, USB active				
I _{USB,SUSPEND,VDDH}	Current from VDDH supply (high voltage mode), VDD=3 V (REG0 output), all		178		μΑ
	RAM retained, regulator=LDO, CPU sleeping, USB suspended				
I _{USB,DISABLED,VDD}	Current from VDD supply, USB disabled, VBUS supply connected, all RAM		7		μΑ
	retained, regulator=LDO, CPU sleeping				

5.2.1.11 WDT active

Symbol	Description	Min.	Тур.	Max.	Units
I _{WDT,STARTED}	WDT started		3.1		μА



5.2.1.12 Compounded

Symbol	Description	Min.	Тур.	Max.	Units
I _{SO}	CPU running CoreMark from flash, Radio transmitting @ 0 dBm output power	,	8.1		mA
	1 Mbps Bluetooth Low Energy (BLE) mode, Clock = HFXO, Regulator = DC/DC				
I _{S1}	CPU running CoreMark from flash, Radio receiving @ 1 Mbps BLE mode,		8.6		mA
	Clock = HFXO, Regulator = DC/DC				
I _{S2}	CPU running CoreMark from flash, Radio transmitting @ 0 dBm output power	,	15.4		mA
	1 Mbps BLE mode, Clock = HFXO				
I _{S3}	CPU running CoreMark from flash, Radio receiving @ 1 Mbps BLE mode,		16.2		mA
	Clock = HFXO				
I _{S4}	CPU running CoreMark from flash, Radio transmitting @ 0 dBm output power	,	11.9		mA
	1 Mbps BLE mode, Clock = HFXO, Regulator = DC/DC, 5 V supply on VDDH,				
	REGO output = 3.3 V				
I _{S5}	CPU running CoreMark from flash, Radio receiving @ 1 Mbps BLE mode,		12.7		mA
	Clock = HFXO, Regulator = DC/DC, 5 V supply on VDDH, REG0 output = 3.3 V				

5.3 POWER — Power supply

The power supply consists of a number of LDO and DC/DC regulators that are utilized to maximize the system's power efficiency.

This device has the following power supply features:

- On-chip LDO and DC/DC regulators
- Global System ON/OFF modes
- Individual RAM section power control for all system modes
- Analog or digital pin wakeup from System OFF
- Supervisor hardware to manage power-on reset, brownout, and power failure
- Auto-controlled refresh modes for LDO and DC/DC regulators to maximize efficiency
- External circuitry supply
- · Separate USB supply

5.3.1 Main supply

The main supply voltage is connected to the VDD/VDDH pins. The system will enter one of two supply voltage modes, Normal or High Voltage mode, depending on how the supply voltage is connected to these pins

Note: VDD and VDDH are shortcircuited inside the QFN48 package. Therefore the QFN48 device is only usable in Normal Voltage supply mode, and not High Voltage supply mode.

The system enters Normal Voltage mode when the supply voltage is connected to both the VDD and VDDH pins (pin VDD shorted to pin VDDH). For the supply voltage range to connect to both VDD and VDDH pins, see parameter V_{DD} .

The system enters High Voltage mode when the supply voltage is only connected to the VDDH pin and the VDD pin is not connected to any voltage supply. For the supply voltage range to connect to the VDDH pin, see parameter V_{DDH} .

The register MAINREGSTATUS on page 99 can be used to read the current supply voltage mode.

5.3.1.1 Main voltage regulators

The system contains two main supply regulator stages, REGO and REG1.



Each regulator stage has the following regulator type options:

- Low-dropout regulator (LDO)
- Buck regulator (DC/DC)

In Normal Voltage mode, only the REG1 regulator stage is used, and the REG0 stage is automatically disabled. In High Voltage mode, both regulator stages (REG0 and REG1) are used. The output voltage of REG0 can be configured in register REGOUT0 on page 63. This output voltage is connected to VDD and is the input voltage to REG1.

Note: In High Voltage mode, the configured output voltage for REG0 (REGOUTO on page 63) must not be greater than REG0 input voltage minus the voltage drop in REG0 (VDDH - V_{VDDH-VDD}).

By default, the LDO regulators are enabled and the DC/DC regulators are disabled. Registers DCDCENO on page 99 and DCDCEN on page 98 are used to enable the DC/DC regulators for REGO and REG1 stages respectively.

When a DC/DC converter is enabled, the corresponding LDO regulator is disabled. External LC filters must be connected for each of the DC/DC regulators if they are being used. The advantage of using a DC/DC regulator is that the overall power consumption is normally reduced as the efficiency of such a regulator is higher than that of a LDO. The efficiency gained by using a DC/DC regulator is best seen when the regulator voltage drop (difference between input and output voltage) is high. The efficiency of internal regulators vary with the supply voltage and the current drawn from the regulators.

Note: Do not enable the DC/DC regulator without an external LC filter being connected as this will inhibit device operation, including debug access, until an LC filter is connected.

5.3.1.2 GPIO levels

The GPIO high reference voltage is equal to the level on the VDD pin.

In Normal Voltage mode, the GPIO high level equals the voltage supplied to the VDD pin. In High Voltage mode, it equals the level specified in register REGOUTO on page 63.

5.3.1.3 External circuitry supply

In High Voltage mode, the output from REGO can be used to supply external circuitry from the VDD pin.

The VDD output voltage is configured in the register REGOUTO on page 63.

The supported output voltage range depends on the supply voltage provided by the VDDH pin. Minimum difference between voltage supplied on the VDDH pin and the voltage output on the VDD pin is defined by the V_{REGO,DROP} parameter in Regulator specifications, REGO stage on page 155.

Supplying external circuitry is allowed in both System OFF and System ON mode.

Note: The maximum allowed current drawn by external circuitry is dependent on the total internal current draw. The maximum current that can be drawn externally from REGO is defined in Regulator specifications, REGO stage on page 155).

5.3.1.4 Regulator configuration examples

The voltage regulators can be configured in several ways, depending on the selected supply voltage mode (Normal/High) and the regulator type option (LDO or DC/DC).

Four configuration examples are illustrated in the following figures.






Figure 15: Normal Voltage mode, LDO only




Figure 16: Normal Voltage mode, DC/DC REG1 enabled






Figure 17: High Voltage mode, LDO only




Figure 18: High Voltage mode, DC/DC for REG0 and REG1 enabled

5.3.1.5 Power supply supervisor


The power supply supervisor enables monitoring of the connected power supply.

The power supply supervisor provides the following functionality:

- Power-on reset signals the circuit when a supply is connected
- An optional power-fail comparator (POF) signals the application when the supply voltages drop below a configured threshold
- A fixed brownout reset detector holds the system in reset when the voltage is too low for safe operation

The power supply supervisor is illustrated in the following figure.








Figure 19: Power supply supervisor

5.3.1.6 Power-fail comparator

Using the power-fail comparator (POF) is optional. When enabled, it can provide an early warning to the CPU of an impending power supply failure.

To enable and configure the power-fail comparator, see the register POFCON on page 97.

When the supply voltage falls below the defined threshold, the power-fail comparator generates an event (POFWARN) that can be used by an application to prepare for power failure. This event is also generated when the supply voltage is already below the threshold at the time the power-fail comparator is enabled, or if the threshold is re-configured to a level above the supply voltage.



If the power failure warning is enabled, and the supply voltage is below the threshold, the power-fail comparator will prevent the NVMC from performing write operations to the flash.

The comparator features a hysteresis of V_{HYST}, as illustrated in the following figure.




Figure 20: Power-fail comparator (BOR = brownout reset)

To save power, the power-fail comparator is not active in System OFF or System ON when HFCLK is not running.

5.3.2 USB supply

When using the USB peripheral, a 5 V USB supply needs to be provided to the VBUS pin.

The USB peripheral has a dedicated internal voltage regulator for converting the VBUS supply to 3.3 V used by the USB signalling interface (D+ and D- lines, and pull-up on D+). The remainder of the USB peripheral (USBD) is supplied through the main supply like other on-chip features. As a consequence, VBUS and either VDDH or VDD supplies are required for USB peripheral operation.

When VBUS rises into its valid range, the software is notified through a USBDETECTED event. A USBREMOVED event is sent when VBUS goes below its valid range. Use these events to implement the USBD start-up sequence described in the USBD chapter.

When VBUS rises into its valid range while the device is in System OFF, the device resets and transitions to System ON mode. The RESETREAS register will have the VBUS bit set to indicate the source of the wake-up.

See VBUS detection specifications on page 157 for the levels at which the events are sent ($V_{BUS,DETECT}$ and $V_{BUS,REMOVE}$) or at which the system is woken up from System OFF ($V_{BUS,DETECT}$).

When the USBD peripheral is enabled through the ENABLE register, and VBUS is detected, the regulator is turned on. A USBPWRRDY event is sent when the regulator's worst case settling time has elapsed, indicating to the software that it can enable the USB pull-up to signal a USB connection to the host.

The software can read the state of the VBUS detection and regulator output readiness at any time through the USBREGSTATUS register.






Figure 21: USB voltage regulator

To ensure stability, the input and output of the USB regulator need to be decoupled with a suitable decoupling capacitor. See Reference circuitry on page 937 for the recommended values.

5.3.3 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

The device can be put into System OFF mode using the register SYSTEMOFF on page 97. When in System OFF mode, the device can be woken up through one of the following signals:

- The DETECT signal, optionally generated by the GPIO peripheral.
- The ANADETECT signal, optionally generated by the LPCOMP module.
- The SENSE signal, optionally generated by the NFC module to wake-on-field.
- Detecting a valid USB voltage on the VBUS pin (V_{BUS,DETECT}).
- A reset.

The system is reset when it wakes up from System OFF mode.

One or more RAM sections can be retained in System OFF mode, depending on the settings in the RAM[n].POWER registers. RAM[n].POWER are retained registers. These registers are usually overwritten by the start-up code provided with the nRF application examples.

Before entering System OFF mode, all on-going EasyDMA transactions need to have completed. See peripheral specific chapters for more information about how to acquire the status of EasyDMA transactions.

5.3.3.1 Emulated System OFF mode

If the device is in Debug Interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF.

Required resources needed for debugging include the following key components:



- Debug and trace on page 67
- CLOCK Clock control on page 157
- POWER Power supply on page 81
- NVMC Non-volatile memory controller on page 25
- CPU on page 20
- Flash memory
- RAM

See Debug and trace on page 67 for more information.

Because the CPU is kept on in an emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

5.3.4 System ON mode

System ON is the default state after power-on reset. In System ON mode, all functional blocks such as the CPU or peripherals can be in IDLE or RUN mode, depending on the configuration set by the software and the state of the application executing.

Register RESETREAS on page 95 provides information about the source causing the wakeup or reset.

The system can switch the appropriate internal power sources on and off, depending on the amount of power needed at any given time. The power requirement of a peripheral is directly related to its activity level, and the activity level of a peripheral fluctuates when specific tasks are triggered or events are generated.

5.3.4.1 Sub-power modes

In System ON mode, when the CPU and all peripherals are in IDLE mode, the system can reside in one of the two sub-power modes.

The sub-power modes are:

- Constant Latency
- Low-power

In Constant Latency mode, the CPU wakeup latency and the PPI task response are constant and kept at a minimum. This is secured by forcing a set of basic resources to be turned on while in sleep. The cost of constant and predictable latency is increased power consumption. Constant Latency mode is selected by triggering the CONSTLAT task.

In Low-power mode, the automatic power management system described in System ON mode on page 88 ensures that the most efficient supply option is chosen to save power. The cost of having the lowest possible power consumption is a varying CPU wakeup latency and PPI task response. Low-power mode is selected by triggering the LOWPWR task.

When the system enters System ON mode, it is by default in the sub-power mode Low-power.

5.3.5 RAM power control

The RAM power control registers are used for configuring the following:

- The RAM sections to be retained during System OFF
- The RAM sections to be retained and accessible during System ON

In System OFF, retention of a RAM section is configured in the RETENTION field of the corresponding register RAM[n].POWER.

In System ON, retention and accessibility of a RAM section is configured in the RETENTION and POWER fields of the corresponding register RAM[n].POWER.



The following table summarizes the behavior of these registers.

Configuration			RAM section status	
System on/off	RAM[n].POWER.POWER	RAM[n].POWER.RETENTION	Accessible	Retained
Off	Х	Off	No	No
Off	x	On	No	Yes
On	Off	Off	No	No
On	Off ⁵	On	No	Yes
On	On	x	Yes	Yes

Table 7: RAM section configuration

The advantage of not retaining RAM contents is that the overall current consumption is reduced.

See Memory on page 21 for more information on RAM sections.

5.3.6 Reset

Several sources may trigger a reset.

After a reset has occurred, register RESETREAS can be read to determine which source triggered the reset.

5.3.6.1 Power-on reset

The power-on reset generator initializes the system at power-on.

The system is held in reset state until the supply has reached the minimum operating voltage and the internal voltage regulators have started.

5.3.6.2 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Pin reset is configured via both registers PSELRESET[n].

5.3.6.3 Wakeup from System OFF mode reset

The device is reset when it wakes up from System OFF mode.

The debug access port (DAP) is not reset following a wake up from System OFF mode if the device is in Debug Interface mode. See chapter Debug and trace on page 67 for more information.

5.3.6.4 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the application interrupt and reset control register (AIRCR) in the ARM[®] core is set.

See ARM documentation for more details.

A soft reset can also be generated via the register RESET on page 71 in the CTRL-AP.

5.3.6.5 Watchdog reset

A Watchdog reset is generated when the watchdog times out.

See chapter WDT — Watchdog timer on page 918 for more information.

⁵ Not useful. RAM section power off gives negligible reduction in current consumption when retention is on.



5.3.6.6 Brownout reset

The brownout reset generator puts the system in a reset state if VDD drops below the brownout reset (BOR) threshold.

See section Power fail comparator on page 156 for more information.

5.3.6.7 Retained registers

A retained register is one that will retain its value in System OFF mode and through a reset, depending on the reset source. See the individual peripheral chapters for information on which of their registers are retained.

5.3.6.8 Reset behavior

The various reset sources and their targets are summarized in the table below.

Reset source	Reset target								
	СРИ	Peripherals	GPIO	Debug ⁶	SWJ-DP	RAM	WDT	Retained	RESETREAS
								registers	
CPU lockup ⁷	х	x	х						
Soft reset	х	х	х						
Wakeup from System OFF	x	х		x ⁸		x ⁹	х		
mode reset									
Watchdog reset ¹⁰	х	х	x	x		х	х	х	
Pin reset	x	x	x	x		x	x	x	
Brownout reset	x	х	х	x	х	x	х	х	х
Power-on reset	x	x	x	х	x	х	x	x	х

Note: The RAM is never reset, but depending on a reset source the content of RAM may be corrupted.

5.3.7 Registers

Instances

Instance	Base address	Description
POWER	0x40000000	Power control

Register overview

Register	Offset	Description
TASKS_CONSTLAT	0x78	Enable Constant Latency mode

⁶ All debug components excluding SWJ-DP. See Debug and trace on page 67 for more information about the different debug components.



Reset from CPU lockup is disabled if the device is in Debug Interface mode. CPU lockup is not possible in System OFF.

The debug components will not be reset if the device is in Debug Interface mode.

⁹ RAM is not reset on wakeup from System OFF mode. RAM, or certain parts of RAM, may not be retained after the device has entered System OFF mode, depending on the settings in the RAM registers.

Watchdog reset is not available in System OFF.


Register	Offset	Description
TASKS_LOWPWR	0x7C	Enable Low-power mode (variable latency)
EVENTS_POFWARN	0x108	Power failure warning
EVENTS_SLEEPENTER	0x114	CPU entered WFI/WFE sleep
EVENTS_SLEEPEXIT	0x118	CPU exited WFI/WFE sleep
EVENTS_USBDETECTED	0x11C	Voltage supply detected on VBUS
EVENTS_USBREMOVED	0x120	Voltage supply removed from VBUS
EVENTS_USBPWRRDY	0x124	USB 3.3 V supply ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
RAMSTATUS	0x428	RAM status register This register is deprecated.
USBREGSTATUS	0x438	USB supply status
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power-fail comparator configuration
GPREGRET	0x51C	General purpose retention register
GPREGRET2	0x520	General purpose retention register
DCDCEN	0x578	Enable DC/DC converter for REG1 stage
DCDCEN0	0x580	Enable DC/DC converter for REG0 stage
MAINREGSTATUS	0x640	Main supply status
RAM[0].POWER	0x900	RAMO power control register
RAM[0].POWERSET	0x904	RAM0 power control set register
RAM[0].POWERCLR	0x908	RAM0 power control clear register
RAM[1].POWER	0x910	RAM1 power control register
RAM[1].POWERSET	0x914	RAM1 power control set register
RAM[1].POWERCLR	0x918	RAM1 power control clear register
RAM[2].POWER	0x920	RAM2 power control register
RAM[2].POWERSET	0x924	RAM2 power control set register
RAM[2].POWERCLR	0x928	RAM2 power control clear register
RAM[3].POWER	0x930	RAM3 power control register
RAM[3].POWERSET	0x934	RAM3 power control set register
RAM[3].POWERCLR	0x938	RAM3 power control clear register
RAM[4].POWER	0x940	RAM4 power control register
RAM[4].POWERSET	0x944	RAM4 power control set register
RAM[4].POWERCLR	0x948	RAM4 power control clear register
RAM[5].POWER	0x950	RAM5 power control register
RAM[5].POWERSET	0x954	RAM5 power control set register
RAM[5].POWERCLR	0x958	RAM5 power control clear register
RAM[6].POWER	0x960	RAM6 power control register
RAM[6].POWERSET	0x964	RAM6 power control set register
RAM[6].POWERCLR	0x968	RAM6 power control clear register
RAM[7].POWER	0x970	RAM7 power control register
RAM[7].POWERSET	0x974	RAM7 power control set register
RAM[7].POWERCLR	0x978	RAM7 power control clear register
RAM[8].POWER	0x980	RAM8 power control register
RAM[8].POWERSET	0x984	RAM8 power control set register
RAM[8].POWERCLR	0x988	RAM8 power control clear register

5.3.7.1 TASKS_CONSTLAT

Address offset: 0x78

Enable Constant Latency mode






5.3.7.2 TASKS_LOWPWR

Address offset: 0x7C


Enable Low-power mode (variable latency)



5.3.7.3 EVENTS_POFWARN

Address offset: 0x108


Power failure warning



5.3.7.4 EVENTS SLEEPENTER

Address offset: 0x114

CPU entered WFI/WFE sleep




5.3.7.5 EVENTS SLEEPEXIT

Address offset: 0x118

CPU exited WFI/WFE sleep






5.3.7.6 EVENTS USBDETECTED

Address offset: 0x11C


Voltage supply detected on VBUS



5.3.7.7 EVENTS USBREMOVED


Address offset: 0x120

Voltage supply removed from VBUS



5.3.7.8 EVENTS USBPWRRDY

Address offset: 0x124 USB 3.3 V supply ready



5.3.7.9 INTENSET

Address offset: 0x304

Enable interrupt



Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	POFWARN			Write '1' to enable interrupt for event POFWARN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	SLEEPENTER			Write '1' to enable interrupt for event SLEEPENTER
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	SLEEPEXIT			Write '1' to enable interrupt for event SLEEPEXIT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	USBDETECTED			Write '1' to enable interrupt for event USBDETECTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	USBREMOVED			Write '1' to enable interrupt for event USBREMOVED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	USBPWRRDY			Write '1' to enable interrupt for event USBPWRRDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

5.3.7.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	POFWARN			Write '1' to disable interrupt for event POFWARN
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	SLEEPENTER			Write '1' to disable interrupt for event SLEEPENTER
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	SLEEPEXIT			Write '1' to disable interrupt for event SLEEPEXIT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	USBDETECTED			Write '1' to disable interrupt for event USBDETECTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Disableu	U	neau. Disableu



Bit nu	mber			31 3	30 29	28	27 2	26 2	5 24	23	22	21 2	20 1	9 18	3 17	' 16	15	14	13	12	11 1	0	9 :	8	7 6	5	4	3	2	1	0
ID																							F	E) C	В			Α		
Reset	0x0000	00000		0	0 0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0
ID																															
			Enabled	1						Rea	ad:	Enal	bled																		
E	RW	USBREMOVED								Wr	ite '	'1' to	o dis	able	e int	terr	upt	for	eve	ent	USB	REI	NO	VEC)						
			Clear	1						Dis	abl	е																			
			Disabled	0						Rea	ad:	Disa	blec	ł																	
			Enabled	1						Rea	ad:	Enal	bled																		
F	RW	USBPWRRDY								Wr	ite '	'1' to	o dis	able	e int	terr	upt	for	eve	ent	USB	PW	RRI	DY							
			Clear	1						Dis	abl	е																			
			Disabled	0						Rea	ad:	Disa	blec	ł																	
			Enabled	1						Rea	ad:	Enal	bled																		

5.3.7.11 RESETREAS


Address offset: 0x400

Reset reason

Note: Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brownout reset.

																																		_
Bit nu	ımber			31	30	29 2	8 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	. 10	9	8	7	6	5	4	3	2 1	1 (D
ID														1	Н	G	F	Ε													D	C E	3 /	4
Reset	0x000	00000		0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (o
																																		I
Α	RW	RESETPIN									Res	set	froi	m p	in-	res	et c	lete	cte	d														_
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det	tec	ted																					
В	RW	DOG									Res	set	froi	m v	vat	chd	og	det	ect	ed														
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det	tec	ted																					
С	RW	SREQ									Res	set	froi	m s	oft	res	et	dete	ect	ed														
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det	tec	ted																					
D	RW	LOCKUP									Res	set	froi	m C	CPU	lo	k-ι	ıp d	ete	ecte	ed													
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det	tec	ted																					
E	RW	OFF									Res	set	due	e to	Wa	ake	up	froi	n S	yst	em	OF	Fn	nod	e w	hen	wa	keι	ıp i	s tri	gge	red		
											fro	m l	DET	EC	T si	gna	l fr	om	GΡ	Ю														
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det	tec	ted																					
F	RW	LPCOMP									Res	set	due	e to	Wa	ake	up	froi	n S	yst	em	OF	Fn	nod	e w	hen	wa	keι	ıp i	s tri	gge	red		
											fro	m /	ANA	ADE	TE	CT s	ign	al f	ron	n LI	PCC	M	Р											
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1									ted																					
G	RW	DIF									Res	set	due	e to	Wa	ake	up	froi	n S	yst	em	OF	Fn	nod	e w	hen	wa	keι	i qu	s tri	gge	red		
											fro	m e	ente	erin	ıg ir	nto	del	bug	int	erf	ace	m	ode	!										
			NotDetected	0							Not	t d	etec	cte	d																			
			Detected	1							Det																							
Н	RW	NFC									Res	set	due	e to	Wa	ake	up	froi	n S	yst	em	OF	Fn	nod	e by	/ NF	C fi	eld	de	tect				
			NotDetected	0							Not	t d	etec	cte	d																			





5.3.7.12 RAMSTATUS (Deprecated)

Address offset: 0x428 RAM status register

This register is deprecated.

Note: Since this register is deprecated the following substitutions have been made: RAM block 0 is equivalent to a block comprising RAM0.S0 and RAM1.S0. RAM block 1 is equivalent to a block comprising RAM2.S0 and RAM3.S0. RAM block 2 is equivalent to a block comprising RAM4.S0 and RAM5.S0. RAM block 3 is equivalent to a block comprising RAM6.S0 and RAM7.S0. A RAM block field will indicate ON as long as any of the RAM sections associated with a block are on.

Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	RAMBLOCK0			RAM block 0 is on or off/powering up
			Off	0	Off
			On	1	On
В	R	RAMBLOCK1			RAM block 1 is on or off/powering up
			Off	0	Off
			On	1	On
С	R	RAMBLOCK2			RAM block 2 is on or off/powering up
			Off	0	Off
			On	1	On
D	R	RAMBLOCK3			RAM block 3 is on or off/powering up
			Off	0	Off
			On	1	On

5.3.7.13 USBREGSTATUS

Address offset: 0x438
USB supply status



Bit nu	ımber			31	30 2	9 2	8 2	27 26	6 2	5 24	- 23	22	21	20	19 :	18 1	7 10	5 15	5 14	13	12	11 :	10 !	9 8	3 7	6	5	4	3	2	1 0
ID																															В А
Reset	0x000	00000		0	0	0 0) (0 0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0
ID																															
Α	R	VBUSDETECT				VBUS input detection status (USBI derived from this information)										BD	ETE	CTE	D ar	nd L	SBF	REM	OVI	ED 6	even	its a	are				
									derived from this information) VBUS voltage below valid threshold																						
			NoVbus	0						VBUS voltage below valid threshold																					
			VbusPresent	1					VBUS voltage below valid threshold VBUS voltage above valid threshold																						
В	R	OUTPUTRDY									US	B sı	upp	ly o	utp	ut s	ettli	ng t	ime	ela	pse	d									
			NotReady	0					USB supply output settling time elapsed USBREG output settling time not elapsed																						
			Ready	1					USBREG output settling time elapsed (same information as USBPV											WR	RD۱	Y									
										event)																					

5.3.7.14 SYSTEMOFF

Address offset: 0x500 System OFF register

Bit nu	umber			31 30 29 28 27	26 25 24	4 23 2	2 21	20 1	9 18	17 1	6 15	14	13 1	2 11	10	9	8	7	6	5	4	3 2	1	0
ID																								Α
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0	0 0	0 (0	0 (0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0
ID					Description																			
Α	W	SYSTEMOFF				Enable System OFF mode																		
			Enter	1		Enable System OFF mode					le													

5.3.7.15 POFCON

Address offset: 0x510

Power-fail comparator configuration

	umber			31	30	29 2	28 .	2/2	26 2	5 2	4 23	22	21	20	19	18	1/	16	15	14	- 13	5 12	21.	1 10	9	8	7	6	5	4	3	2	1	U
ID																							C	С	С	С				В	В	В	В	Α
Rese	et 0x000	00000		0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	POF									Ena	abl	e or	r di:	sab	le p	ow	er f	ailı	ure	wa	rni	ing											
			Disabled	0							Dis	sab	le																					
			Enabled	1							Ena	abl	e																					
В	RW	THRESHOLD									Po	we	r-fa	il co	om	para	ato	r thi	res	hol	d s	etti	ing.	Thi	s se	ettin	ıg a	ppli	es l	bot	h fo	r		
											no	rma	al v	olta	age	mo	de	(su	ppl	у с	onr	ec	ted	to l	ooth	n VE)D a	and	VD	DH)	an	d hi	igh	
											vol	ltag	ge m	nod	le (s	sup	ply	con	ne	cte	d t	o V	DD	Н оі	nly)	. Va	lue	s 0-3	3 se	et th	res	hol	d	
											bel	low	v 1.7	7 V	and	d sh	ou	d n	ot	be	use	d a	s b	row	n o	ut d	lete	ctio	n v	will	be a	ctiv	vate	ed
											bet	fore	e po	owe	er fa	ailur	re v	varr	nin	g o	n sı	uch	lov	N VC	oltag	ges.								
			V17	4							Set	t th	res	hol	d to	1.7	7 V																	
			V18	5							Set	t th	res	hol	d to	1.8	8 V																	
			V19	6							Set	t th	res	hol	d to	1.9	9 V																	
			V20	7							Set	t th	res	hol	d to	2.0	0 V																	
			V21	8							Set	t th	res	hol	d to	2.:	1 V																	
			V22	9							Set	t th	res	hol	d to	2.2	2 V																	
			V23	10							Set	t th	res	hol	d to	2.3	3 V																	
			V24	11							Set	t th	res	hol	d to	2.4	4 V																	
			V25	12							Set	t th	res	hol	d to	2.5	5 V																	
			V26	13							Set	t th	res	hol	d to	2.6	6 V																	
			V27	14							Set	t th	res	hol	d to	2.	7 V																	




Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СССС ВВВА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			V28	15	Set threshold to 2.8 V
С	RW	THRESHOLDVDDH			Power-fail comparator threshold setting for high voltage mode (supply
					connected to VDDH only). This setting does not apply for normal voltage
					mode (supply connected to both VDD and VDDH).
			V27	0	Set threshold to 2.7 V
			V28	1	Set threshold to 2.8 V
			V29	2	Set threshold to 2.9 V
			V30	3	Set threshold to 3.0 V
			V31	4	Set threshold to 3.1 V
			V32	5	Set threshold to 3.2 V
			V33	6	Set threshold to 3.3 V
			V34	7	Set threshold to 3.4 V
			V35	8	Set threshold to 3.5 V
			V36	9	Set threshold to 3.6 V
			V37	10	Set threshold to 3.7 V
			V38	11	Set threshold to 3.8 V
			V39	12	Set threshold to 3.9 V
			V40	13	Set threshold to 4.0 V
			V41	14	Set threshold to 4.1 V
			V42	15	Set threshold to 4.2 V

5.3.7.16 GPREGRET

Address offset: 0x51C

General purpose retention register



This register is a retained register

5.3.7.17 GPREGRET2

Address offset: 0x520

General purpose retention register

Α	RW	GPREGRET		Ge	eneral	l purp	ose re	etent	ion r	egist	er										
ID																					
Reset	0x0000	00000	0 0 0 0 0 0 0	0 0	0 (0 0	0 0	0 (0 0	0	0 (0 0	0	0	0	0 (0	0	0	0	0 0
ID																Δ /	A A	Α	Α	Α	А А
Bit nu	ımber		31 30 29 28 27 26 25	24 23	3 22 2	1 20	19 18	17 1	.6 15	14	13 1	.2 11	10	9	8	7 (5 5	4	3	2	1 0


This register is a retained register

5.3.7.18 DCDCEN

Address offset: 0x578




Enable DC/DC converter for REG1 stage



5.3.7.19 DCDCENO

Address offset: 0x580


Enable DC/DC converter for REG0 stage



5.3.7.20 MAINREGSTATUS

Address offset: 0x640 Main supply status





5.3.7.21 RAM[0].POWER

Address offset: 0x900

RAM0 power control register



Bit number	r		31 30	n 29 1)8 J	7 26	25	24.2	3 22	2 2°	1 20	า 1	9 18	R 1	7 16	s 1	5 14	1 1	3 1 ⁻	2 1	1 1	וח י	9	8 7	7 6	5 5	4	3	2	1	0
ID	<u> </u>			d d																											
Reset 0x00	DOOFFFF		0 0																												
ID R/V																															
A RW	/ SOPOWER							R.	AM ff de	sec epe	AM soction endir m Ol	ns ing	are on	alv the	vays set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
		Off On	0)ff)n																						
B RW	/ S1POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM soction endir m Ol	ns ing	are on	alv the	vays set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
C RW	/ S2POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM s ctior endir m Ol	ns ing	are on	alv the	vays e set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
D RW	/ S3POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM soction endir m Ol	ns ing	are on	alv the	vays set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
E RW	/ S4POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM soction	ns ing	are on t	alv the	vays set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
F RW	/ S5POWER	Off On	0 1					R. or in	eep AM ff de	sec epe	AM socior endir m Ol	ns ing	are on	alv the	vays e set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
G RW	/ S6POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM soction	ns ing	are on	alv the	vays e set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							
H RW	/ S7POWER	Off On	0 1					R. or in	AM ff de	sec epe	AM section	ns ing	are on	alv the	vays set	s re	tair	ed	wh	en	or	ı, bı	ut c	an a							



D.:					
	ımber				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID -					/ X W V U T S R Q P O N M L K J I H G F E D C B A
Reser	0x000	Field		Value	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
I	RW	S8POWER	value ID	value	Description Keep RAM section S8 on or off in System ON mode.
		55. 5			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S8RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
J	RW	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
K	RW	S10POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
L	RW	S11POWER	On	1	On Keep RAM section S11 on or off in System ON mode.
L	11.00	JIIFOWLK			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
М	RW	S12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
N	RW	S13POWER			Keep RAM section S13 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S13RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
0	RW	S14POWER	5	-	Keep RAM section S14 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S14RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
Р	RW	S15POWER			Keep RAM section S15 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S15RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcba	Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	OFFFF		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
Q	RW	SORETENTION			Keep retention on RAM section S0 when RAM section is off
			Off	0	Off
			On	1	On
R	RW	S1RETENTION			Keep retention on RAM section S1 when RAM section is off
			Off	0	Off
			On	1	On
S	RW	S2RETENTION			Keep retention on RAM section S2 when RAM section is off
			Off	0	Off
_	5111		On	1	On State of the Control of the Contr
Т	RW	S3RETENTION	0#	0	Keep retention on RAM section S3 when RAM section is off
			Off On	0 1	Off On
U	RW	S4RETENTION	OII	1	Keep retention on RAM section S4 when RAM section is off
J	17.44	JTILLILINITON	Off	0	Off
			On	1	On
٧	RW	S5RETENTION			Keep retention on RAM section S5 when RAM section is off
			Off	0	Off
			On	1	On
W	RW	S6RETENTION			Keep retention on RAM section S6 when RAM section is off
			Off	0	Off
			On	1	On
Χ	RW	S7RETENTION			Keep retention on RAM section S7 when RAM section is off
			Off	0	Off
			On	1	On
Υ	RW	S8RETENTION			Keep retention on RAM section S8 when RAM section is off
			Off	0	Off
_			On	1	On
Z	RW	S9RETENTION	011		Keep retention on RAM section S9 when RAM section is off
			Off	0	Off
a	RW	S10RETENTION	On	1	On Keep retention on RAM section S10 when RAM section is off
a	NVV	STORETENTION	Off	0	Off
			On	1	On
b	RW	S11RETENTION	5	-	Keep retention on RAM section S11 when RAM section is off
			Off	0	Off
			On	1	On
С	RW	S12RETENTION			Keep retention on RAM section S12 when RAM section is off
			Off	0	Off
			On	1	On
d	RW	S13RETENTION			Keep retention on RAM section S13 when RAM section is off
			Off	0	Off
			On	1	On
е	RW	S14RETENTION			Keep retention on RAM section S14 when RAM section is off
			Off	0	Off
			On	1	On
f	RW	S15RETENTION			Keep retention on RAM section S15 when RAM section is off
			Off	0	Off
			On	1	On





5.3.7.22 RAM[0].POWERSET

Address offset: 0x904

RAM0 power control set register

When read, this register will return the value of the POWER register.

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	/XWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
Α	W	SOPOWER			Keep RAM section S0 of RAM0 on or off in System ON mode
			On	1	On
В	W	S1POWER			Keep RAM section S1 of RAM0 on or off in System ON mode
-	147	Carower	On	1	On
С	W	S2POWER	On	1	Keep RAM section S2 of RAM0 on or off in System ON mode On
D	W	S3POWER	Oli	1	Keep RAM section S3 of RAM0 on or off in System ON mode
_		551 5 11 2.1	On	1	On
E	W	S4POWER			Keep RAM section S4 of RAM0 on or off in System ON mode
			On	1	On
F	W	S5POWER			Keep RAM section S5 of RAM0 on or off in System ON mode
			On	1	On
G	W	S6POWER			Keep RAM section S6 of RAM0 on or off in System ON mode
			On	1	On
Н	W	S7POWER			Keep RAM section S7 of RAM0 on or off in System ON mode
			On	1	On
ı	W	S8POWER	On	1	Keep RAM section S8 of RAM0 on or off in System ON mode
J	W	S9POWER	Oli	1	On Keep RAM section S9 of RAMO on or off in System ON mode
,	••	331 OWER	On	1	On
K	W	S10POWER			Keep RAM section S10 of RAM0 on or off in System ON mode
			On	1	On
L	W	S11POWER			Keep RAM section S11 of RAM0 on or off in System ON mode
			On	1	On
М	W	S12POWER			Keep RAM section S12 of RAMO on or off in System ON mode
			On	1	On
N	W	S13POWER			Keep RAM section S13 of RAM0 on or off in System ON mode
0	147	S14POWER	On	1	On Keen DAM section \$14 of DAMO on or off in System ON mode
0	W	314POWER	On	1	Keep RAM section S14 of RAM0 on or off in System ON mode On
Р	W	S15POWER	JII	-	Keep RAM section S15 of RAM0 on or off in System ON mode
			On	1	On
Q	W	SORETENTION			Keep retention on RAM section SO when RAM section is switched off
			On	1	On
R	W	S1RETENTION			Keep retention on RAM section S1 when RAM section is switched off
			On	1	On
S	W	S2RETENTION			Keep retention on RAM section S2 when RAM section is switched off
			On	1	On
Т	W	S3RETENTION	•		Keep retention on RAM section S3 when RAM section is switched off
	14/	CADETENITION	On	1	On Keen retention on PAM section CA when PAM section is suitched off
U	W	S4RETENTION	On	1	Keep retention on RAM section S4 when RAM section is switched off On
٧	W	SSRETENTION	OII	•	Keep retention on RAM section S5 when RAM section is switched off
		13.12.12.11011			



Bit nu	ımber			31	30	29	28	27 :	26	25 2	4 2	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID				f	е	d	С	b	а	Z '	Υ :	X W	/ V	U	Т	S	R	Q	Р	0	N	М	L	K	J	T	Н	G	F	E I	0 0	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0 ()	0 0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	1	1
ID																																	
			On	1							C	On																					
W	W	S6RETENTION									K	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	۶6 v	whe	en R	RAN	/l se	cti	on is	s sv	vitch	ned	off		
			On	1							C	On																					
Χ	W	S7RETENTION									k	Кеер	rete	enti	on	on l	RAI	VI se	ecti	on	۶7 v	whe	en R	RAN	∕l se	cti	on is	s sv	vitch	ned	off		
			On	1							C	On																					
Υ	W	S8RETENTION									K	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	S8 1	whe	en R	RAN	∕l se	cti	on is	s sv	vitch	ned	off		
			On	1							C	On																					
Z	W	S9RETENTION									K	Сеер	rete	enti	on	on I	RAI	VI se	ecti	on:	S9 1	whe	en R	RAN	∕l se	cti	on is	s sv	vitch	ned	off		
			On	1							C	On																					
а	W	S10RETENTION									K	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	S10	wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					
b	W	S11RETENTION									K	Сеер	rete	enti	on	on I	RAI	VI se	ecti	on:	S11	. wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					
С	W	S12RETENTION									K	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	S12	wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					
d	W	S13RETENTION									K	Сеер	rete	enti	on	on I	RAI	VI se	ecti	on:	S13	wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					
е	W	S14RETENTION									k	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	S14	wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					
f	W	S15RETENTION									k	Сеер	rete	enti	on	on l	RAI	VI se	ecti	on	S15	wh	nen	RA	M s	ect	ion	is s	wit	che	d of	f	
			On	1							C	On																					

5.3.7.23 RAM[0].POWERCLR

Address offset: 0x908

RAM0 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	mber			31	30 2	29 :	28 2	27 2	26	25	24	23	22	2 21	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID				f	e	d	С	b	а	Z	Υ	Χ	W	V	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	٨
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	L
ID																																			
Α	W	SOPOWER										Ke	ер	RA	M s	ect	ion	SO	of F	RAN	10 (on c	or o	ff i	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
В	W	S1POWER										Ke	ер	RA	M s	ect	ion	S1	of F	RAN	10 (on c	or o	ff i	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
С	W	S2POWER										Ke	ер	RA	M s	ect	ion	S2	of F	RAN	10 (on c	or o	ff ii	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
D	W	S3POWER										Ke	ер	RA	M s	ect	ion	S3	of F	RAN	10 (on c	or o	ff i	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
E	W	S4POWER										Ke	ер	RA	M s	ect	ion	S4	of F	RAN	10 (on c	or o	ff ii	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
F	W	S5POWER											•	RA	M s	ect	ion	S5	of F	RAN	10 (on c	or o	ff ii	n Sy	ste	m (N	mo	de					
			Off	1								Of	f																						
G	W	S6POWER											•	RA	M s	ect	ion	S6	of F	RAN	10 (on c	or o	ff ii	n Sy	ste	m (N	mo	de					
			Off	1								Of																							
Н	W	S7POWER											Ċ	RA	M s	ect	ion	S7	of F	RAN	10 (on c	or o	ff ii	n Sy	ste	m (N	mo	de					
			Off	1								Of																							
I	W	S8POWER										Ke	ер	RA	M s	ect	ion	S8	of F	RAN	10	on c	or o	ff i	n Sy	ste	m (NC	mo	de					



Bit nu	ımber			31 3	30 29	28	27	26 2	5 2	24 23	3 2	2 21	L 21	0	19	18	3 1	7 1	6.1	L5 1	L4 [*]	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID					e d																														
	0x000	OFFFF			0 0																														
ID		Field	Value ID	Valu								ripti				Ī				_	-	_	_	_	_	_	_	_	_	_	_	_	_		
	.,		Off	1						0																									
J	W	S9POWER										RAI	M:	se	ctic	on	SS	of	R/	MA) oı	n o	r of	ff ir	ı Sy	ste	m O	N I	noc	le					
			Off	1						01	ff																								
K	W	S10POWER								Ke	eep	RAI	M:	se	ctic	on	S1	10 c	of F	RAN	10	on	or (off	in S	yst	em	ON	mo	de					
			Off	1						0	ff																								
L	W	S11POWER								Ke	eep	RAI	M:	se	ctic	on	S1	11 c	of F	RAN	10	on	or (off	in S	yst	em	ON	mo	de					
			Off	1						01	ff																								
М	W	S12POWER								Ke	eep	RAI	M:	se	ctic	on	S1	12 c	of F	RAN	10	on	or (off	in S	yst	em	ON	mo	de					
			Off	1						0	ff																								
N	W	S13POWER										RAI	M:	se	ctic	on	S1	13 c	of F	RAN	10 (on	or (off	in S	yst	em	ON	mo	de					
0	\A/	C1 4 DOWED	Off	1						01		- 0 4 1					٠,				40				c										
0	W	S14POWER	Off	1						O:) RAI	IVI :	se	CTIC	on	21	L4 C)T F	KAIV	10 (on	or	ЭΠ	ın 5	yst	em	UN	mc	oae					
Р	W	S15POWER	Jii	1								RAI	M	SA	ctic	วท	ς1	15.0	of F	RΔN	10.4	on	or 4	off	in S	vct	em	OΝ	m	nde					
	••	JIJ. JWEN	Off	1						Of				Je	JUIC		71			., 119		- 11	٠. ١	-11	3	, 50	-/11	٠,١	(. uc					
Q	W	SORETENTION								Κe	eep	rete	ent	tic	on c	on	R/	٩M	se	ctic	n S	50 v	vhe	n F	RAN	1 se	ctic	n i	s sv	vito	hed	l of	f		
			Off	1						01	ff																								
R	W	S1RETENTION								Ke	eep	rete	ent	tic	on c	on	R/	٩M	se	ctic	n S	51 ۱	vhe	n F	RAN	1 se	ctic	n i	s sv	vito	hed	l of	f		
			Off	1						0	ff																								
S	W	S2RETENTION								Ke	eep	rete	en	tic	on c	on	R/	٩M	se	ctic	n S	52 ۱	vhe	n F	RAN	1 se	ctic	n i	s sv	vito	hed	lof	f		
			Off	1						01	ff																								
Т	W	S3RETENTION										rete	en	tic	on c	on	R/	AΜ	se	ctic	n S	3 ۱	vhe	n F	RAN	1 se	ctic	n i	S SV	vitc	hed	l of	f		
		CARETENITION	Off	1						01																						. ,	,		
U	W	S4RETENTION	Off	1						O:		rete	en	tic	on c	on	K/	AIVI	se	CTIC	n S	۰4 ۱	vne	en i	KAIN	/I S	ectic	n i	S SV	vitc	nec	ΙΟΤ	Т		
V	W	SSRETENTION	Oli	_								rete	ent	tic	nn c	n n	R/	MΑ	Se	ctic	ın S	55 v	whe	n F	RAN	1 56	ctic	n i	s sv	vito	her	l of	f		
			Off	1						01	·																								
W	W	S6RETENTION								Ke	eep	rete	en	tic	on c	on	R/	٩M	se	ctic	n S	66 ر	vhe	n F	RAN	1 se	ctic	n i	s sv	vito	hed	l of	f		
			Off	1						01	ff																								
Χ	W	S7RETENTION								Ke	eep	rete	en	tic	on c	on	R/	٩M	se	ctic	n S	57 ر	whe	n F	RAN	1 se	ctic	n i	s sv	vito	hed	l of	f		
			Off	1						0	ff																								
Υ	W	S8RETENTION								Ke	eep	rete	en	tic	on c	on	R/	٩M	se	ctic	n S	ا 8	vhe	n F	RAN	1 se	ctic	n i	s sv	vitc	hed	l of	f		
			Off	1						01																							_		
Z	W	S9RETENTION	0#									rete	en	tic	on c	on	RA	AΜ	se	ctic	n S	59 v	vhe	en F	RAN	1 se	ectio	n i	S SV	vitc	hed	l of	t		
a	W	S10RETENTION	Off	1						Ot Ke		rete	on	tic	nn c	nr.	p/	Δ N Λ		ctic	ın C	:10	ابدد	non	R۸	N/I	oc+	ion	ie r	\A/i4	chr	nd a	off		
а	٧V	STONETHINION	Off	1						Of		, 16(C11	LIL) I I C	ווע	IV	-(1 V 1	36	CLIC	/II 3	,10	vVí	ien	NΑ	IVI :	ccl	101	15 5	vVII	.crit	.u C	/11		
b	W	S11RETENTION	-									rete	ent	tic	on c	on	R/	ΔM	se	ctic	n S	511	wh	nen	RA	M:	sect	ion	is s	wit	che	d c	off		
			Off	1						01	·																								
С	W	S12RETENTION										rete	en	tic	on c	on	R/	٩M	se	ctic	n S	512	wh	en	RA	M:	ect	ior	is s	wit	che	d c	off		
			Off	1						01	ff																								
d	W	S13RETENTION								Ke	eep	rete	en	tic	on c	on	R/	AΜ	se	ctic	n S	313	wh	en	RA	M:	ect	ion	is s	wit	che	d c	off		
			Off	1						01	ff																								
е	W	S14RETENTION										rete	en	tic	on c	on	R/	AΜ	se	ctic	n S	514	wh	en	RA	M:	ect	ion	is s	wit	che	d c	off		
•	,	C45057517	Off	1						01							_																		
f	W	S15RETENTION	0#	1							·	rete	en	tic	on c	on	RA	MA	se	ctic	n S	15	wh	ien	КA	M:	sect	ion	IS S	wit	che	d c)††		
			Off	1						01	П																								

5.3.7.24 RAM[1].POWER

Address offset: 0x910



RAM1 power control register

Bit nu	ımber			3	1 30	0 29	28	27 2	26	25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f	е	d	С	b	а	Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0	0	0	0	0	0	0 0	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
ID											Description
Α	RW	SOPOWER									Keep RAM section S0 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in SORETENTION. All RAM sections will be off in System OFF mode.
			Off	0							Off
			On	1							On
В	RW	S1POWER	Off	0							Keep RAM section S1 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S1RETENTION. All RAM sections will be off in System OFF mode. Off
_	D\A/	C2DOWED	On	1							On Keen DAM costion C3 on or off in System ON made
С	RW	S2POWER	011								Keep RAM section S2 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S2RETENTION. All RAM sections will be off in System OFF mode.
			Off On	0							Off On
D	RW	S3POWER	Off On	0							Keep RAM section S3 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S3RETENTION. All RAM sections will be off in System OFF mode. Off On
E	RW	S4POWER									Keep RAM section S4 on or off in System ON mode.
			Off On	0							RAM sections are always retained when on, but can also be retained when off depending on the settings in S4RETENTION. All RAM sections will be off in System OFF mode. Off On
F	RW	S5POWER									Keep RAM section S5 on or off in System ON mode.
			Off	0							RAM sections are always retained when on, but can also be retained when off depending on the settings in S5RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1							On
G	RW	S6POWER	Off On	0							Keep RAM section S6 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S6RETENTION. All RAM sections will be off in System OFF mode. Off On





Bit nu	ımber			31 30 29 28 27 26 25 24	+ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x0000FI	FFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W F	ield	Value ID	Value	Description
Н	RW S	7POWER			Keep RAM section S7 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S7RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
I	RW S	8POWER			Keep RAM section S8 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S8RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
J	RW S	9POWER			Keep RAM section S9 on or off in System ON mode.
			Off	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S9RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1	On
K	RW S	10POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S10RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
L	RW S	11POWER			Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
М	RW S	12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S12RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
N	RW S	13POWER			Keep RAM section S13 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S13RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
0	RW S	14POWER			RAM sections are always retained when on, but can also be retained when off depending on the settings in S14RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On



Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					X W V U T S R Q P O N M L K J I H G F E D C B A
	0000	05555			
	0x000				0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID P		Field	Value ID	Value	Description Car DAM and Car DA
۲	RW	S15POWER			RAM sections are always retained when on, but can also be retained when off depending on the settings in S15RETENTION. All RAM sections will be off in System OFF mode.
			Off On	0	Off On
Q	RW	SORETENTION			Keep retention on RAM section S0 when RAM section is off
			Off	0	Off
			On	1	On
R	RW	S1RETENTION			Keep retention on RAM section S1 when RAM section is off
			Off	0	Off
			On	1	On
S	RW	S2RETENTION			Keep retention on RAM section S2 when RAM section is off
			Off	0	Off
			On	1	On
Т	RW	S3RETENTION			Keep retention on RAM section S3 when RAM section is off
			Off	0	Off
			On	1	On
U	RW	S4RETENTION			Keep retention on RAM section S4 when RAM section is off
			Off	0	Off
			On	1	On
V	RW	SSRETENTION			Keep retention on RAM section S5 when RAM section is off
			Off	0	Off
			On	1	On
W	RW	S6RETENTION			Keep retention on RAM section S6 when RAM section is off
			Off	0	Off
			On	1	On
Х	RW	S7RETENTION			Keep retention on RAM section S7 when RAM section is off
			Off	0	Off
			On	1	On
Υ	RW	S8RETENTION			Keep retention on RAM section S8 when RAM section is off
			Off	0	Off
			On	1	On
Z	RW	S9RETENTION		_	Keep retention on RAM section S9 when RAM section is off
			Off	0	Off
	5147	CAODETENTION	On	1	On
а	RW	S10RETENTION	0#	0	Keep retention on RAM section S10 when RAM section is off
			Off	0	Off
h	DVA	C11DETENITION	On	1	On Keen retention on PAM section \$11 when PAM section is off
b	RW	S11RETENTION	Off	0	Keep retention on RAM section S11 when RAM section is off Off
			On	1	On
<u></u>	D\A/	S12RETENTION	Oil	1	
С	RW	STANLIENTIUN	Off	0	Keep retention on RAM section S12 when RAM section is off Off
			On	1	On
d	RW	S13RETENTION	JII	•	Keep retention on RAM section S13 when RAM section is off
u	IVVV	SISHLIFINION	Off	0	Off
			On	1	On
e	RW	S14RETENTION	511	-	Keep retention on RAM section S14 when RAM section is off
C	11.00	JITILI LIVI I OIN	Off	0	Off
			J.1	•	





Bit nui	mber			31	. 30	29	28	27	26	25 :	24	23 :	22 2	1 2	0 1	9 1	.8 1	7 10	5 15	5 14	13	12	11	10	9	8	7	6	5 4	4	3 2	! 1	0
ID				f	е	d	С	b	а	Z	Υ	Χ	w١	٧	J	Γ 5	S F	C	Į P	0	N	М	L	K	J	1	Н	G	F I	ΕI	D C) E	3 A
Reset	0x000	DFFFF		0	0	0	0	0	0	0	0	0	0 (0 (0 0) (0 0	0	1	1	1	1	1	1	1	1	1	1	1 :	1	1 1	. 1	. 1
ID												Des																					
			On	1								On																					
f	RW	S15RETENTION										Kee	p re	ten	tior	no r	n RA	M	sect	ion	S1!	5 wl	hen	RA	M s	sect	ion	is c	off				
			Off	0								Off																					
			On	1								On																					

5.3.7.25 RAM[1].POWERSET

Address offset: 0x914

RAM1 power control set register

When read, this register will return the value of the POWER register.

Bit no	umber			31	30	29 2	28 27	7 26	25	24	23	2:	2 2	1 2	20 1	19 1	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1 0
ID				f	е	d	c b	а	Z	Υ	X	W	۷١	٧ l	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D	С	в А
Rese	t 0x000	OFFFF		0	0	0	0 0	0	0	0	0	0) (0 (0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																																		
Α	W	SOPOWER									Ke	ер	R/	٩M	se	ctio	n S	SO (of R	ΑN	11 (on	or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or	1																						
В	W	S1POWER									Ke	ер	R/	٩M	se	ctio	n S	S1 (of R	AN	11 (on	or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or	1																						
С	W	S2POWER									Ke	ер	R/	٩M	se	ctio	n S	S2 (of R	AN	11 (on	or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or																							
D	W	S3POWER									Ke	ер	R/	٩M	se	ctio	n S	S3 (of R	AN	11 (on	or c	off i	n Sy	/ste	m (N	mo	de				
_			On	1							Or																							
E	W	S4POWER) RA	AΜ	se	ctio	n S	54 (of R	AN	11 (on	or c	off i	n Sy	/ste	m (ON	mo	de				
-		CEROWER	On	1							Or							~=			• •			···	_									
F	W	S5POWER	On	1							Ke Or	·) KA	AIVI	se	ctio	n s	55 (OT K	AIV	11 (on (or c)TT I	n Sy	/ste	m (N	mo	ae				
G	W	S6POWER	Oli	1									D /	۸۸۸	50	ctio	ın (56 /	of D	Λ.	11 /	nn.	or c	√ff i	n Sy	ıcto	m (ואר	mo	do				
G	vv	SOFOWER	On	1							Or		, 11/	-\IVI	30	ctio	,,,,	30 (יו וכ	.AIV	11 (,,,,	01 (,,,,	11 3	/stc	() IN	1110	ue				
Н	W	S7POWER	0.11	_									R/	ΔM	se	ctio	n S	S7 (of R	AN	11 d	on :	or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or	·													- 1									
ı	W	S8POWER											R/	٩M	se	ctio	n S	S8 (of R	AN	11 (on (or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or	1																						
J	W	S9POWER									Ke	ер	R/	٩M	se	ctio	n S	S9 (of R	AN	11 (on	or c	off i	n Sy	/ste	m (N	mo	de				
			On	1							Or	า																						
K	W	S10POWER									Ke	ер	R/	٩M	se	ctio	n S	510	of	RA	М1	or	or	off	in S	Syst	em	٥N	۱m	ode	:			
			On	1							Or	1																						
L	W	S11POWER									Ke	ер	R/	٩M	se	ctio	n S	511	of	RA	М1	or	or	off	in S	Syst	em	٥N	l m	ode	!			
			On	1							Or	า																						
М	W	S12POWER											R/	٩M	se	ctio	n S	512	of	RA	M1	or	or	off	in S	Syst	em	٥N	l m	ode	!			
			On	1							Or																							
N	W	S13POWER										·	R/	٩M	se	ctio	n S	513	of	RA	M1	or	or	off	in S	Syst	em	٥N	l m	ode	!			
			On	1							Or																							
0	W	S14POWER	0-) RA	MA	se	ctio	n S	514	of	KΑ	ı√l1	or	or or	off	in S	syst	em	UN	ı m	ode	!			
Р	W	S15POWER	On	1							Or		. P.	\ D #		ctic	ın (215	of	DΛ	N/1	0"	or	of:	in :	Syct	om	40	l r~	مطم				
-	VV	SISPOVER	On	1							Or	Ċ	ιKΑ	-tiVí	261	CLIO	л (S	213	Uľ	nΑ	ıvıı	Ur	ı or	UIT	1113	yst	em	U۱۱	v 111	oue				
Q	W	SORETENTION	JII	1									re	ten	ntio	n o	n F	RAN	ΛS	ecti	ion	รถ	wh	en	RAI	VI SI	-cti	on	is s	wite	he	d of	f	
٩	••	SSILILITION	On	1							Or	•	, , ,		0	0		., 11				50	***			. 1 31		011				. 01	•	
				-							٠,																							



Bit n	umber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1	(
ID				fedcbaZYXWVUTSRQPONMLKJIHGFED	СВ	1
Rese	t 0x000	OOFFFF		0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1 1	1
R	W	S1RETENTION		Keep retention on RAM section S1 when RAM section is switched of	f	
			On	1 On		
S	W	S2RETENTION		Keep retention on RAM section S2 when RAM section is switched of	f	
			On	1 On		
Т	W	S3RETENTION		Keep retention on RAM section S3 when RAM section is switched of	f	
		CARETENITION	On	1 On		
U	W	S4RETENTION	On	Keep retention on RAM section S4 when RAM section is switched of 1 On	Т	
V	W	S5RETENTION	On	Keep retention on RAM section S5 when RAM section is switched of	f	
•	**	SSILLENTION	On	1 On		
w	W	S6RETENTION		Keep retention on RAM section S6 when RAM section is switched of	f	
			On	1 On		
X	W	S7RETENTION		Keep retention on RAM section S7 when RAM section is switched of	f	
			On	1 On		
Υ	W	S8RETENTION		Keep retention on RAM section S8 when RAM section is switched of	f	
			On	1 On		
Z	W	S9RETENTION		Keep retention on RAM section S9 when RAM section is switched of	f	
			On	1 On		
a	W	S10RETENTION		Keep retention on RAM section S10 when RAM section is switched of	off	
L	14/	C11 DETENTION	On	1 On	- 66	
b	W	S11RETENTION	On	Keep retention on RAM section S11 when RAM section is switched of the contract	ЭΠ	
С	W	S12RETENTION	Oli	Keep retention on RAM section S12 when RAM section is switched or	off	
	••	SIZKETENTION	On	1 On	,,,	
d	W	S13RETENTION		Keep retention on RAM section S13 when RAM section is switched	off	
			On	1 On		
e	W	S14RETENTION		Keep retention on RAM section S14 when RAM section is switched of	off	
			On	1 On		
f	W	S15RETENTION		Keep retention on RAM section S15 when RAM section is switched	off	
			On	1 On		

5.3.7.26 RAM[1].POWERCLR

Address offset: 0x918

RAM1 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	umber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID				f	е	d	С	b	а	Z	Υ	Х	W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D (С	ВА
Rese	t 0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
ID																																		
Α	W	SOPOWER										Ke	ер І	RAI	VI s	ecti	on :	SO c	of R	ΑN	1 c	n c	or o	ff ir	ı Sy	ste	m C)Nı	noc	de				
			Off	1								Of	f																					
В	W	S1POWER										Ke	ep I	RAI	VI s	ecti	on :	\$1 c	of R	ΑN	1 c	n c	or o	ff ir	ı Sy	ste	m C)Nı	noc	de				
			Off	1								Of	f																					
С	W	S2POWER										Ke	ep I	RAI	VI s	ecti	on :	S2 c	of R	ΑN	1 c	n c	or o	ff ir	ı Sy	ste	m C	N I	noc	de				
			Off	1								Of	f																					
D	W	S3POWER										Ke	ep I	RAI	VI s	ecti	on :	S3 c	of R	AIV	1 c	n c	or o	ff ir	ı Sy	ste	m C)Nı	noc	de				
			Off	1								Of	f																					





Fire Fire	Bit nu	mber			31 30 29 28 27 2	26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Name							
Note		Ovnoo	OFFE				
E				Value ID			
F				Value 1D	value		
SePOWER				Off	1		Off
Mathematical Content	F	W	S5POWER	Off	1		
I W SPOWER Off 1 Off	G	W	S6POWER	Off	1		,
I W SAPOWER OIF 1 OIF 1 OIF 1 J W SAPOWER OIF 1 OIF 1 OIF 1 J W SAPOWER OIF 1 OIF	Н	W	S7POWER	Off	1		
W SPOWER Off 1 Off	I	W	S8POWER	Oli	1		
Note	ı	W	S9POWFR	Off	1		
L W S1POWER Off 1 Off Keep RAM section S11 of RAM1 on or off in System ON mode Off 1 Off M W S12POWER Off 1 Off N W S12POWER Off 1 Off N W S12POWER Off 1 Off N W S12POWER OFF OFF 1 OFF Off 1 Off N W S12POWER OFF OFF 1 OFF OFF OFF N OFF OFF OFF OFF OFF OFF OFF OFF OFF OFF	,	vv	351 OWER	Off	1		
M W S12POWER Off 1 Off M W S13POWER Off 1 Off N W S13POWER Off 1 Off Off 1 Off N W S13POWER Off 1 Off Off 1 Off N W S13POWER Off 1 Off Off 1 Off N W S13POWER Off 1 Off Off 1 Off N W S13POWER Off 1 Off Off 1 Off N W S14POWER Off 1 Off Off 1 Off N W S14POWER Off 1 Off Off 1 Off N W S14POWER Off 1 Off N W S14POWER Off 1 Off N W S14POWER Off 1 Off Off 1 Off N W S14POWER O	K	W	S10POWER	Off	1		·
M W S12POWER Off 1 Off N W S13POWER OFF 1 Off N W S13POWER OFF 1 Off Off 1 Off N W S14POWER OFF 1 Off N W S14POWER OFF 1 Off N W S14POWER OFF 1 OFF OFF 1 OFF N W S15POWER OFF 1 OFF N SORETENTION OFF 1 OFF N W S18FENTION OFF N W S2RETENTION OFF N W S2RETENTION OFF N W S2RETENTION OFF N W S3RETENTION OFF N W S4RETENTION OFF N W S5RETENTION OFF N W S4RETENTION OFF N W SARETENTION OFF N W S5RETENTION OFF N W SARETENTION OFF N W S	L	W	S11POWER	Off	1		
N W S13POWER Off 1 Off Off Saretantion on RAM section S1 when RAM section is switched off Off Off 1 Off Off Off 1 Off Saretantion on RAM section S2 when RAM section is switched off Off Off 1 Off Off 1 Off Off Off Off Off 1 Off	М	W	S12POWER				Keep RAM section S12 of RAM1 on or off in System ON mode
O W S14POWER Off 1 Off P W S15POWER Off 1 Off Reep RAM section S14 of RAM1 on or off in System ON mode Off 1 Off Keep RAM section S15 of RAM1 on or off in System ON mode Off 1 Off Reep retention on RAM section S0 when RAM section is switched off Off 1 Off Reep retention on RAM section S1 when RAM section is switched off Off 1 Off Reep retention on RAM section S1 when RAM section is switched off Off 1 Off Reep retention on RAM section S2 when RAM section is switched off Off 1 Off Reep retention on RAM section S2 when RAM section is switched off Off 1 Off Reep retention on RAM section S3 when RAM section is switched off Off 1 Off Reep retention on RAM section S3 when RAM section is switched off Off 1 Off Reep retention on RAM section S3 when RAM section is switched off Off 1 Off Reep retention on RAM section S4 when RAM section is switched off Off 1 Off Reep retention on RAM section S5 when RAM section is switched off Off 1 Off Reep retention on RAM section S5 when RAM section is switched off Off 1 Off Reep retention on RAM section S5 when RAM section is switched off Off 1 Off Reep retention on RAM section S5 when RAM section is switched off Off 1 Off Reep retention on RAM section S6 when RAM section is switched off Off 1 Off Reep retention on RAM section S7 when RAM section is switched off Off 1 Off Reep retention on RAM section S8 when RAM section is switched off Off 1 Off Reep retention on RAM section S9 when RAM section is switched off Off 1 Off Reep retention on RAM section S9 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switched off Off 1 Off Reep retention on RAM section S10 when RAM section is switche	N	W	S13POWER				
P W S15POWER Coff 1	0	W	S14POWER	Off	1		
Off 1 Off Q W SORETENTION OFF 1 OFF R W SIRETENTION OFF 1 OFF S W SARETENTION OFF 1 OFF T OFF	P	\^/	S15POWER	Off	1		
Off 1 Off R W SIRETENTION Off 1 Off S W SZRETENTION Off 1 Off S W SZRETENTION Off 1 Off T W SARETENTION Off 1 Off T W SARETENTION Off 1 Off V W SARETENTION OF	r	VV	SISFOWER	Off	1		
S W S2RETENTION	Q	W	SORETENTION	Off	1		·
S W S2RETENTION Off 1 Off T W S3RETENTION Off 1 Off T W S3RETENTION Off 1 Off U W S4RETENTION Off 1 Off V W S4RETENTION Off 1 Off V W S5RETENTION Off 1 Off V W S6RETENTION Off 1 Off X Evep retention on RAM section S5 when RAM section is switched off Off 1 Off X W S7RETENTION Off 1 Off X W S7RETENTION Off 1 Off Y W S8RETENTION Off 1 Off Z W S9RETENTION Off 1 Off Z W S9RETENTION Off 1 Off X Keep retention on RAM section S8 when RAM section is switched off Off 1 Off Z W S9RETENTION Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off 1 Off X Keep retention on RAM section S10 when RAM section is switched off Off 1 Off X Keep retention on RAM section S11 when RAM section is switched off Off 1 Off X Keep retention on RAM section S11 when RAM section is switched off Off 1 Off X Keep retention on RAM section S11 when RAM section is switched off Off 1 Off X Keep retention on RAM section S12 when RAM section is switched off Off 1 Off	R	W	S1RETENTION	Off	1		·
T W SARETENTION Off 1 Off U W SARETENTION Keep retention on RAM section S3 when RAM section is switched off U W SARETENTION Keep retention on RAM section S4 when RAM section is switched off Off 1 Off V W SSRETENTION Keep retention on RAM section S5 when RAM section is switched off Off 1 Off W W SARETENTION Keep retention on RAM section S6 when RAM section is switched off Off 1 Off X W SARETENTION Keep retention on RAM section S7 when RAM section is switched off Off 1 Off Y W SARETENTION Keep retention on RAM section S8 when RAM section is switched off Off 1 Off Z W SARETENTION Keep retention on RAM section S9 when RAM section is switched off Off 1 Off A Off A SORETENTION Keep retention on RAM section S9 when RAM section is switched off Off 1 Off A SORETENTION Keep retention on RAM section S10 when RAM section is switched off Off 1 Off A SORETENTION Keep retention on RAM section S11 when RAM section is switched off Off 1 Off A SORETENTION Keep retention on RAM section S11 when RAM section is switched off Off 1 Off C W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off Off 1 Off C W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off Off 1 Off	S	W	S2RETENTION				Keep retention on RAM section S2 when RAM section is switched off
W SARETENTION Off 1 Off V W SSRETENTION Keep retention on RAM section S5 when RAM section is switched off Off V W SSRETENTION Keep retention on RAM section S5 when RAM section is switched off Off W W SGRETENTION Keep retention on RAM section S6 when RAM section is switched off Off X W STRETENTION Keep retention on RAM section S7 when RAM section is switched off Off Off 1 Off Y W SSRETENTION Keep retention on RAM section S8 when RAM section is switched off Off Off 1 Off Z W SPRETENTION Keep retention on RAM section S9 when RAM section is switched off Off Off Off 1 Off Keep retention on RAM section S9 when RAM section is switched off Off Off Off Off Off N SIIRETENTION Keep retention on RAM section S10 when RAM section is switched off Off N SIIRETENTION Keep retention on RAM section S11 when RAM section is switched off Off N SIIRETENTION Keep retention on RAM section S12 when RAM section is switched off Off N SIIRETENTION N SIIRETENTION Keep retention on RAM section S12 when RAM section is switched off N Off N SIIRETENTION N SIIRETENTION Keep retention on RAM section S12 when RAM section is switched off N Off N SIIRETENTION N SIIR	Т	W	S3RETENTION	Off	1		
V W SSRETENTION Off 1 Off W SGRETENTION Off 1 Off W W SGRETENTION Off 1 Off X W STRETENTION Off 1 Off X W STRETENTION Off 1 Off Y W SRETENTION Off 1 Off Z W SPRETENTION Off 1 Off Z W SPRETENTION Off 1 Off A W STRETENTION Off 1 Off C W S10RETENTION Off 1 Off C W S11RETENTION Off 1 Off Keep retention on RAM section S7 when RAM section is switched off				Off	1		Off
W SGRETENTION Keep retention on RAM section S6 when RAM section is switched off Off	U	W	S4RETENTION	Off	1		·
W W SGRETENTION Off 1 Off X W STRETENTION Off 1 Off Y W SARETENTION Off 1 Off Y W SARETENTION Off 1 Off X SARETENTION Off 1 Off X SARETENTION Off 1 Off X Keep retention on RAM section S7 when RAM section is switched off Off Off 1 Off X Keep retention on RAM section S8 when RAM section is switched off Off Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off Off 1 Off X Keep retention on RAM section S9 when RAM section is switched off Off Off 1 Off X Keep retention on RAM section S10 when RAM section is switched off Off Off D Off Off Off X Keep retention on RAM section S11 when RAM section is switched off Off X Keep retention on RAM section S11 when RAM section is switched off Off X Keep retention on RAM section S12 when RAM section is switched off X X W S12RETENTION X Keep retention on RAM section S12 when RAM section is switched off X X W S12RETENTION X Keep retention on RAM section S12 when RAM section is switched off X X W X X X X X X X X X X X X X X X X X	V	W	S5RETENTION	Off	1		·
X W S7RETENTION Off 1 Off Y W S8RETENTION Off 1 Off Z W S9RETENTION Off 1 Off A W S10RETENTION Off 1 Off C W S12RETENTION Off 1 Off Keep retention on RAM section S8 when RAM section is switched off	W	W	S6RETENTION				Keep retention on RAM section S6 when RAM section is switched off
Y W S8RETENTION Off 1 Off Z W S9RETENTION Off 1 Off A W S10RETENTION Off 1 Off B W S11RETENTION Off 1 Off C W S12RETENTION Off 1 Off C W S12RETENTION Keep retention on RAM section S9 when RAM section is switched off	X	W	S7RETENTION				
Z W S9RETENTION Off 1 Off a W S10RETENTION Off 1 Off b W S11RETENTION Off 1 Off C W S12RETENTION Keep retention on RAM section S9 when RAM section is switched off Off Keep retention on RAM section S10 when RAM section is switched off Off Keep retention on RAM section S11 when RAM section is switched off Off Keep retention on RAM section S11 when RAM section is switched off Keep retention on RAM section S12 when RAM section is switched off	Υ	W	S8RETENTION	Off	1		
Off 1 Off W S10RETENTION Keep retention on RAM section S10 when RAM section is switched off Off 1 Off W S11RETENTION Keep retention on RAM section S11 when RAM section is switched off Off 1 Off C W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off Keep retention on RAM section S12 when RAM section is switched off	7	\\/	SARETENTION	Off	1		
b W S11RETENTION Keep retention on RAM section S11 when RAM section is switched off Off 1 Off C W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off	L	V	SANCIENTION	Off	1		
Off 1 Off c W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off	a	W	S10RETENTION	Off	1		
c W S12RETENTION Keep retention on RAM section S12 when RAM section is switched off	b	W	S11RETENTION	Off	1		·
	С	W	S12RETENTION				Keep retention on RAM section S12 when RAM section is switched off



Bit nu	ımber			31	30	29 :	28 :	27 2	6 2	5 24	4 23	22	21	20	19 :	18 1	L7 1	16 1	.5 1	.4 1	.3 1	2 1:	l 10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b a	a Z	Z Y	X	W	٧	U	Т	S	R	Q I	Р () I	N N	1 L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	1	1	1 1	. 1	1	1	1	1	1	1	1	1	1	1	1
ID																																	
d	W	S13RETENTION									Ke	ep r	ete	ntic	n o	n R	AM	sec	ctio	n S	13 v	vhe	n RA	M	sec	tion	is	swi	tche	ed o	off		
			Off	1							Of	f																					
e	W	S14RETENTION									Ke	ep r	ete	ntic	n o	n R	ΑM	sec	tio	n S	14 v	vhe	n RA	M	sec	tion	is:	swi	tche	ed o	off		
			Off	1							Of	f																					
f	W	S15RETENTION									Ke	ep r	ete	ntic	n o	n R	ΑM	sec	ctio	n S	15 v	vhe	n RA	M	sec	tion	is:	swi	tche	ed o	off		
			Off	1							Of	f																					

5.3.7.27 RAM[2].POWER

Address offset: 0x920

RAM2 power control register

Bit nu	ımber			31	30	29 :	28	27	26	25 2	24 :	23 2	2 2	21 2	20	19	18	3 1	7 1	6 :	15	14	1	3	12	11	10	9		3 7	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	X V	٧	V	U	Т	S	F		2	P	0	١	١	M	L	K	J		l I	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0 ()	0	0	0	0	C) ()	1	1	1	L	1	1	1	1		1 :	L	1	1	1	1	1	1	1
												Desc																										
Α	RW	SOPOWER									-	Keep	R	AM	l se	ect	ion	SC	or	ı o	r	off	in :	Sy	ste	m	ON	m	od	e.								
											1	RAM	1 se	ecti	on:	s a	are	alv	/ay	s r	et	ain	ed	w	he	n c	n,	bu [.]	t c	an a	als	o be	e re	tai	nec	l w	hei	า
											(off d	lep	enc	din	g	on 1	he	se	tti	ng	s ir	ı S	OF	RET	ΕN	TIC	N.	Al	II RA	٩M	se	ctio	ons	wil	Ιb	e o	ff
											i	in Sy	ste	em (OF	F	mo	de.																				
			Off	0							(Off																										
			On	1							(On																										
В	RW	S1POWER									ı	Keep	R	AM	l se	ect	ion	S1	. or	10	r	off i	in:	Sy	ste	m	ON	m	od	e.								
												RAM	l se	ectio	on	s a	are.	alv	vav:	s r	et	ain	ed	w	he	n c	n.	bu [.]	t c	an a	als	o be	· re	tai	nec	lw	hei	n
												off d							Ċ																			
												in Sy				-																						
			Off	0							(Off																										
			On	1							(On																										
С	RW	S2POWER									ı	Keep	R	AM	l se	ect	ion	SZ	or	10	r	off	in:	Sy	ste	m	ON	m	od	e.								
												RAM	1 54	ecti	on:	s 2	are	alv	/av	s n	ρt	ain	ed	١٨.	he	n c	n	hu	t c	an a	als	n he	re	tai	ner	l w	hei	n
												off d																										
												in Sy				-						,										50		,,,,		. ~		
			Off	0								Off																										
			On	1							(On																										
D	RW	S3POWER										Keep	R	AM	l se	ect	ion	SE	or	10	r	off i	in:	Sy	ste	m	ON	m	od	e.								
												RAM	1	octi	on		ro	alv	<i>(</i> 2) <i>(</i> 1)	c r	۰+	ain	~4		ho	n c	'n	hu	+ ~	an i	alc.	, h		t-ai	200		ho	_
												off d							Ċ																			
												in Sy				-				ccii	118	3 11	13	31	\L I	LIV	1110	/IN.	^	11 11/	1IV	30	LII	1113	vvii	יטו	- 0	
			Off	0								off	500		Ο.			u C.																				
			On	1								On																										
E	RW	S4POWER										Keep	o R	AM	l se	ect	ion	SZ	or	10	ro	off i	in:	Sγ	ste	m	ON	m	od	e.								
												·												·														
												RAM																										
												off d				-				ττι	ng	S II	15	46	ŧΕΙ	ΕIN	IIIC	νN.	A	II KA	٩IV	se	CTIC	ons	WII	ים ו	e o	ΠĒ
			Off	0								in Sy Off	ste	ein (UF	г	1110	ue.																				
			On	0								On																										
			OII	1								UII																										





Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
F	RW	S5POWER			Keep RAM section S5 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in SSRETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
_			On	1	On
G	RW	S6POWER			Keep RAM section S6 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S6RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
Н	RW	S7POWER			Keep RAM section S7 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S7RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
I	RW	S8POWER			Keep RAM section S8 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S8RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
			On	1	On
J	RW	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
V	D\A/	S10DOWED	On	1	On Keen DAM section S10 on or off in System ON mode
K	RW	S10POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			Off On	0	On
L	RW	S11POWER	JII	-	Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
М	RW	S12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit no	umber			31 3	80 29	28 2	27 20	6 25	2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f	e d	c l	b a	. 7	Υ	X W V U T S R Q P O N M L K J I H G F E D C B A
	t 0x000	NEEEE								0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID		Field		Valu						Description
N	RW	S13POWER								Keep RAM section S13 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S13RETENTION. All RAM sections will be off
			Off On	0						in System OFF mode. Off On
0	RW	S14POWER	Off On	0						Keep RAM section S14 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S14RETENTION. All RAM sections will be off in System OFF mode. Off On
P	RW	S15POWER	Off	0						Keep RAM section S15 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S15RETENTION. All RAM sections will be off in System OFF mode. Off On
Q	RW	SORETENTION	Off On	0						Keep retention on RAM section S0 when RAM section is off Off On
R	RW	S1RETENTION	Off On	0						Keep retention on RAM section S1 when RAM section is off Off On
S	RW	S2RETENTION	Off On	0						Keep retention on RAM section S2 when RAM section is off Off On
Т	RW	S3RETENTION	Off On	0						Keep retention on RAM section S3 when RAM section is off Off On
U	RW	S4RETENTION	Off On	0						Keep retention on RAM section S4 when RAM section is off Off On
V	RW	SSRETENTION	Off On	0						Keep retention on RAM section S5 when RAM section is off Off On
W	RW	S6RETENTION	Off On	0						Keep retention on RAM section S6 when RAM section is off Off On
X	RW	S7RETENTION	Off On	0						Keep retention on RAM section S7 when RAM section is off Off On
Υ	RW	S8RETENTION	Off On	0						Keep retention on RAM section S8 when RAM section is off Off On
Z	RW	SPRETENTION	Off On	0						Keep retention on RAM section S9 when RAM section is off Off On
а	RW	S10RETENTION								Keep retention on RAM section S10 when RAM section is off



Bit nu	mber			31	30	29 2	28 2	27 2	26 2	25 2	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	ŝ	5 4	1 3	2	1	0
ID				f	е	d	С	b	а	Z١	′)	(W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	Ī	Н	3	F E	. C	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	L	1 1	1	1	1	1
			Off	0							C	ff																					
			On	1							C)n																					
b	RW	S11RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	511	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
С	RW	S12RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	512	wł	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
d	RW	S13RETENTION									K	еер	rete	enti	on (on I	RAN	∕l se	ctio	on S	513	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
e	RW	S14RETENTION									K	eep	rete	enti	on (on I	RAN	∕l se	ctio	on S	514	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
f	RW	S15RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	515	wh	nen	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					

5.3.7.28 RAM[2].POWERSET

Address offset: 0x924

RAM2 power control set register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31	30	29	28	27	26	25	24	23	3 2	2 2:	1 2	0 2	19	18	17	16	15	5 1	4 1	3 1	.2 1	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Χ	٧	V V	′ (J	Т	S	R	Q	Р	C	1 (1 1	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Rese	t 0x000	OFFFF		0	0	0	0	0	0	0	0	0	C	0) (0	0	0	0	0	1	1	L 1	L :	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																					
Α	W	SOPOWER										Ke	ер	RA	M	se	cti	on	S0	of	RAI	M2	on	or	of	fin	Sy	ste	m ()N	mo	de					
			On	1								10	n																								
В	W	S1POWER										Ke	ер	RA	M	se	cti	on	S1	of	RAI	M2	on	or	of	fin	Sy	ste	m ()Nı	mo	de					
			On	1								10	า																								
С	W	S2POWER										Ke	ер	RA	M	se	cti	on	S2	of	RAI	M2	on	or	of	fin	Sy	ste	m ()N	mo	de					
			On	1								10	า																								
D	W	S3POWER										Ke	ер	RA	M	se	cti	on	S3	of	RAI	VI2	on	or	of	fin	Sy:	ste	m ()Nı	mo	de					
			On	1								10																									
E	W	S4POWER											•	RA	M	se	cti	on	S4	of	RAI	M2	on	or	of	fin	Sy	ste	m ()Nı	mo	de					
			On	1								10																									
F	W	S5POWER											Ċ	RA	М	se	cti	on	S5	of	RAI	VI2	on	or	of	fin	Sy	ste	m ()N I	mo	de					
			On	1								10																									
G	W	S6POWER											•	RA	M	se	cti	on	56	ot	RAI	VI2	on	or	of	in	Sy:	ste	m ()N I	mo	de					
		CZDOWED	On	1								10							67							٠.	•		,								
Н	W	S7POWER	0-										Ċ	RA	IVI	se	CTI	on	5/	ΟT	KAI	VI2	on	or	OT	rın	Sy:	ste	m ()N I	mo	ae					
	147	S8POWER	On	1								10							٠.		D A I	42				c :	c			N 1.							
1	W	SSPOWER	On	1								10	•	RA	IVI	se	CUI	on	38	OΤ	KAI	VIZ	on	or	OII	rin	: 5у:	ste	m C	ו אול	mo	ae					
	W	S9POWER	Oil	1										RA	Ν.		cti	on	co	of	D A I	MO	or	٥٠	Of the	fin	Cv*	cto	m (י ואר	mo	do					
J	VV	33FOWER	On	1								10	Ċ	, RA	uví	361	CLI	UII	33	UI	M	۷IZ	UII	or	UI	111	Эу:	sie	111 (JIN I	1100	ue					
K	W	S10POWER	Oli	1										RA	NA	50	cti	on	C1	٦ ۵	F D /	N //	2 0	n c	or o	ff i	n C	vet	om	Ω Ν	l m	odo					
^	vv	STOPOWER										ĸė	eμ	, NA	ıvı	36	CLI	UII	21	<i>J</i> U	n/	۱۷I	20	11 (<i>I</i> I ()	11 1	11 3	yst	em	U۱۱	11110	oue					



Div				21 20 20 20 27 26 25 2	1 22 22 24 20 40 40 47 46 45 44 42 42 44 40 0 0 7 6 5 4 0 0 0 4
Bit nu	mber				1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID .	0000	05555			X W V U T S R Q P O N M L K J I H G F E D C B A
ID	0x000	Field		Value	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	11/ 11/	rielu	On	1	On On
L	W	S11POWER	0.11	•	Keep RAM section S11 of RAM2 on or off in System ON mode
			On	1	On
М	W	S12POWER			Keep RAM section S12 of RAM2 on or off in System ON mode
			On	1	On
N	W	S13POWER			Keep RAM section S13 of RAM2 on or off in System ON mode
			On	1	On
0	W	S14POWER			Keep RAM section S14 of RAM2 on or off in System ON mode
			On	1	On
Р	W	S15POWER			Keep RAM section S15 of RAM2 on or off in System ON mode
			On	1	On
Q	W	SORETENTION			Keep retention on RAM section SO when RAM section is switched off
	147	CARETENTION	On	1	On
R	W	S1RETENTION	On	1	Keep retention on RAM section S1 when RAM section is switched off On
S	W	S2RETENTION	Oli	1	Keep retention on RAM section S2 when RAM section is switched off
3	••	SZNETEIVIIOIV	On	1	On
Т	W	S3RETENTION			Keep retention on RAM section S3 when RAM section is switched off
			On	1	On
U	W	S4RETENTION			Keep retention on RAM section S4 when RAM section is switched off
			On	1	On
V	W	SSRETENTION			Keep retention on RAM section S5 when RAM section is switched off
			On	1	On
W	W	S6RETENTION			Keep retention on RAM section S6 when RAM section is switched off
			On	1	On
X	W	S7RETENTION			Keep retention on RAM section S7 when RAM section is switched off
V	147	CODETENTION	On	1	On
Υ	W	S8RETENTION	On	1	Keep retention on RAM section S8 when RAM section is switched off On
Z	W	S9RETENTION	Oli	1	Keep retention on RAM section S9 when RAM section is switched off
_	**	SSKETEIVHOIV	On	1	On
a	W	S10RETENTION			Keep retention on RAM section S10 when RAM section is switched off
			On	1	On
b	W	S11RETENTION			Keep retention on RAM section S11 when RAM section is switched off
			On	1	On
С	W	S12RETENTION			Keep retention on RAM section S12 when RAM section is switched off
			On	1	On
d	W	S13RETENTION			Keep retention on RAM section S13 when RAM section is switched off
			On	1	On
е	W	S14RETENTION			Keep retention on RAM section S14 when RAM section is switched off
	141	CAEDETELTION	On	1	On
f	W	S15RETENTION	On	1	Keep retention on RAM section S15 when RAM section is switched off
			On	1	On

5.3.7.29 RAM[2].POWERCLR

Address offset: 0x928

RAM2 power control clear register

When read, this register will return the value of the POWER register.



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	W	SOPOWER	Off	1	Keep RAM section S0 of RAM2 on or off in System ON mode Off
В	W	S1POWER	Off	1	Keep RAM section S1 of RAM2 on or off in System ON mode Off
С	W	S2POWER	Off	1	Keep RAM section S2 of RAM2 on or off in System ON mode Off
D	W	S3POWER	Off	1	Keep RAM section S3 of RAM2 on or off in System ON mode Off
E	W	S4POWER	Off	1	Keep RAM section S4 of RAM2 on or off in System ON mode Off
F	W	S5POWER	Off	1	Keep RAM section S5 of RAM2 on or off in System ON mode Off
G	W	S6POWER	Off	1	Keep RAM section S6 of RAM2 on or off in System ON mode Off
Н	W	S7POWER	Off	1	Keep RAM section S7 of RAM2 on or off in System ON mode Off
I	W	S8POWER	Off	1	Keep RAM section S8 of RAM2 on or off in System ON mode Off
J	W	S9POWER	Off	1	Keep RAM section S9 of RAM2 on or off in System ON mode Off
K	W	S10POWER	Off	1	Keep RAM section S10 of RAM2 on or off in System ON mode Off
L	W	S11POWER	Off	1	Keep RAM section S11 of RAM2 on or off in System ON mode Off
М	W	S12POWER	Off	1	Keep RAM section S12 of RAM2 on or off in System ON mode Off
N	W	S13POWER	Off	1	Keep RAM section S13 of RAM2 on or off in System ON mode Off
0	W	S14POWER	Off	1	Keep RAM section S14 of RAM2 on or off in System ON mode Off
P	W	S15POWER	Off	1	Keep RAM section S15 of RAM2 on or off in System ON mode Off
Q	W	SORETENTION	Off	1	Keep retention on RAM section S0 when RAM section is switched off Off
R	W	S1RETENTION	Off	1	Keep retention on RAM section S1 when RAM section is switched off Off
S	W	S2RETENTION	Off	1	Keep retention on RAM section S2 when RAM section is switched off Off
Т	W	S3RETENTION	Off	1	Keep retention on RAM section S3 when RAM section is switched off Off
U	W	S4RETENTION	Off	1	Keep retention on RAM section S4 when RAM section is switched off Off
V	W	S5RETENTION	Off	1	Keep retention on RAM section S5 when RAM section is switched off Off
W	W	S6RETENTION	Off	1	Keep retention on RAM section S6 when RAM section is switched off Off
X	W	S7RETENTION	Off	1	Keep retention on RAM section S7 when RAM section is switched off Off
Υ	W	S8RETENTION	Off	1	Keep retention on RAM section S8 when RAM section is switched off Off





Bit nu	ımber			31	30	29	28	27	26	25	24	- 23	3 22	2 21	20	19	18	17	16	15	14	13	3 12	11	. 10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Х	W	V	U	Т	S	R	Q	Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	t 0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																			
Z	W	S9RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S9	wh	en	RAI	VI s	ecti	ion	is s	wit	che	d of	f		
			Off	1								0	ff																						
a	W	S10RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	0 w	her	n RA	M	sec	tior	ı is	swi	itch	ed (off		
			Off	1								0	ff																						
b	W	S11RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	1 w	her	n RA	M	sec	tior	ı is	swi	itch	ed o	off		
			Off	1								0	ff																						
С	W	S12RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	2 w	her	n RA	M	sec	tior	ı is	swi	itch	ed (off		
			Off	1								0	ff																						
d	W	S13RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	3 w	her	n RA	M	sec	tior	ı is	swi	itch	ed o	off		
			Off	1								0	ff																						
e	W	S14RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	4 w	her	n RA	M	sec	tior	ı is	swi	itch	ed (off		
			Off	1								0	ff																						
f	W	S15RETENTION										Ke	eep	rete	enti	ion	on	RA	M s	ect	ion	S1	5 w	her	n RA	M	sec	tior	ı is	swi	itch	ed o	off		
			Off	1								0	ff																						

5.3.7.30 RAM[3].POWER

Address offset: 0x930

RAM3 power control register

Bit nu	ımber			31	. 30	29	28	27	26	25	5 24	23 22	21 20	19	9 18	3 1	7 16	5 1	5 1	4 1	3 1	2 1	1 1	0 9) ;	3 .	7	5 5	5 4	1 3	2	2 1	. 0
ID				f	е	d	С	b	а	Z	Υ	x w	V U	Т	S	R	0	Į F	, ()	N N	/ I	. 1	ζ.	l	l F	1 (3 F	= 1	E C) (В	A
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0 0	0 0	0	0	0	0	1	L 1	L	1 1	1 :	ι :	L 1	ι :	1 :	ı	1 1	1 :	L 1	. 1	l 1	. 1
ID																																	
Α	RW	SOPOWER										Keep F	RAM s	ect	ion	SC	on	or	off	in	Sys	ten	n O	N m	od	e.							
												RAM s	ection	าร ส	are :	alv	/ays	re	taiı	nec	l wł	nen	on	, bı	ıt c	an a	also	be	ret	ain	ed	whe	en
												off dep	pendii	ng (on t	the	set	tin	gs i	in S	ORI	ΞTΕ	NTI	ON	. Al	I RA	١M	sec	tio	ns v	/ill	be o	off
												in Syst	em O	FF	mo	de.																	
			Off	0								Off																					
			On	1								On																					
В	RW	S1POWER										Keep F	RAM s	ect	tion	S1	on	or	off	in	Sys	ten	0	N m	od	e.							
												RAM s	ectior	าร ส	are	alv	/ays	re	taiı	nec	l wh	nen	on	, bı	ıt c	an a	also	be	ret	ain	ed	whe	en
												off dep	pendii	ng (on t	the	set	tin	gs i	in S	1RI	TE	NTI	ON	. Al	II RA	λM	sec	tio	ns v	/ill	be o	off
												in Syst	em O	FF i	mo	de.																	
			Off	0								Off																					
			On	1								On																					
С	RW	S2POWER										Keep F	RAM s	ect	tion	S2	on	or	off	in	Sys	ten	1 O	N m	od	e.							
												RAM s	ection	ns a	are	alv	ays	re	taiı	nec	l wł	nen	on	, bı	ıt c	an a	also	be	ret	ain	ed	whe	en
												off dep	pendii	ng (on t	the	set	tin	gs i	in S	2RI	TE	NTI	ON	. Al	I RA	١M	sec	tio	ns v	/ill	be o	off
												in Syst	em O	FF	mo	de.																	
			Off	0								Off																					
			On	1								On																					
D	RW	S3POWER										Keep F	RAM s	ect	tion	S3	on	or	off	in	Sys	ten	1 O	N m	od	e.							
												RAM s	ectior	าร ส	are	alv	ays	re	taiı	nec	l wł	nen	on	, bı	ıt c	an a	also	be	ret	ain	ed	whe	en
												off dep	pendi	ng	on t	the	set	tin	gs i	in S	3RI	TE	NTI	ON	. Al	I RA	١M	sec	tio	ns v	/ill	be o	off
												in Syst	em O	FF	mo	de.																	
			Off	0								Off																					
			On	1								On																					





	ımber				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					/XWVUTSRQPONMLKJIHGFEDCBA
	0x000				0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID		Field	Value ID	Value	Description Keen DAM section SA on or off in Sustam ON mode
E	RW	S4POWER			Keep RAM section S4 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S4RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
F	RW	S5POWER		-	Keep RAM section S5 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in SSRETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
G	RW	S6POWER			Keep RAM section S6 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S6RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
Н	RW	S7POWER			Keep RAM section S7 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S7RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
ı	RW	S8POWER		_	Keep RAM section S8 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S8RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
J	RW	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
K	RW	S10POWER	On	1	On Keep RAM section S10 on or off in System ON mode.
K	N VV	210LOMEN			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
L	RW	S11POWER			Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit n	umber			31 30 29	28 27	26.1	25.2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	annoci							XWVUTSRQPONMLKJIHGFEDCBA
	t 0x000	OFFFF						0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID		Field		Value				Description
M	RW	S12POWER						Keep RAM section S12 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S12RETENTION. All RAM sections will be off in System OFF mode.
			Off On	0				Off On
N	RW	S13POWER	Off On	0				Keep RAM section S13 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S13RETENTION. All RAM sections will be off in System OFF mode. Off On
0	RW	S14POWER	Off On	0				Keep RAM section S14 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S14RETENTION. All RAM sections will be off in System OFF mode. Off On
P	RW	S15POWER	Off	0				Keep RAM section S15 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S15RETENTION. All RAM sections will be off in System OFF mode. Off
Q	RW	SORETENTION	On	0				On Keep retention on RAM section S0 when RAM section is off Off
R	RW	S1RETENTION	On Off On	0				On Keep retention on RAM section S1 when RAM section is off Off On
S	RW	S2RETENTION	Off On	0				Keep retention on RAM section S2 when RAM section is off Off On
Т	RW	S3RETENTION	Off On	0				Keep retention on RAM section S3 when RAM section is off Off On
U	RW	S4RETENTION	Off On	0				Keep retention on RAM section S4 when RAM section is off Off On
V	RW	SSRETENTION	Off On	0				Keep retention on RAM section S5 when RAM section is off Off On
W	RW	S6RETENTION	Off On	0				Keep retention on RAM section S6 when RAM section is off Off On
X	RW	S7RETENTION	Off On	0				Keep retention on RAM section S7 when RAM section is off Off On
Υ	RW	S8RETENTION		•				Keep retention on RAM section S8 when RAM section is off



Bit nu	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZY	/XWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x0000FFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID				Description
		Off	0	Off
		On	1	On
Z	RW S9RETENTION			Keep retention on RAM section S9 when RAM section is off
		Off	0	Off
		On	1	On
а	RW S10RETENTION			Keep retention on RAM section S10 when RAM section is off
		Off	0	Off
		On	1	On
b	RW S11RETENTION			Keep retention on RAM section S11 when RAM section is off
		Off	0	Off
		On	1	On
С	RW S12RETENTION			Keep retention on RAM section S12 when RAM section is off
		Off	0	Off
		On	1	On
d	RW S13RETENTION			Keep retention on RAM section S13 when RAM section is off
		Off	0	Off
		On	1	On
е	RW S14RETENTION			Keep retention on RAM section S14 when RAM section is off
		Off	0	Off
		On	1	On
f	RW S15RETENTION			Keep retention on RAM section S15 when RAM section is off
		Off	0	Off
		On	1	On

5.3.7.31 RAM[3].POWERSET

Address offset: 0x934

RAM3 power control set register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31	30	29	28	27	26	25	24	23	3 2	2 2	21 2	20	19	18	17	16	15	14	13	12	11	1 10	9		8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Х	V	۷ '	V	U	Т	S	R	Q	Р	0	N	M	L	K	J		ı	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	C)	0	0	0	0	0	0	1	1	1	1	1	1	. 1		1	1	1	1	1	1	1	1	1
ID																																					
Α	W	SOPOWER										Ke	eep	R	AM	se	cti	on :	SO (of R	ΑN	13	on	or c	off i	in S	yst	em	n O	Νn	noc	de					
			On	1								Oı	n																								
В	W	S1POWER										Ke	eep	R	AM	se	cti	on :	S1 (of R	ΑN	13	on	or o	off i	in S	yst	em	1 O	N n	noc	de					
			On	1								Oı	n																								
С	W	S2POWER										Ke	eep	R	AM	se	cti	on :	S2 (of R	ΑN	13	on	or o	off i	in S	yst	em	n 0	Νn	noc	de					
			On	1								Oı	n																								
D	W	S3POWER										Ke	eep	R	AM	se	cti	on :	S3 (of R	ΑN	13	on	or c	off i	in S	yst	em	n O	Νn	noc	de					
			On	1								01	n																								
E	W	S4POWER										Ke	eep	R	AM	se	cti	on :	S4 (of R	ΑN	13	on	or o	off i	in S	yst	em	n O	Νn	noc	de					
			On	1								Oı	n																								
F	W	S5POWER										Ke	eep	R	AM	se	cti	on :	S5 (of R	ΑN	13	on	or c	off i	in S	yst	em	n 0	Νn	noc	de					
			On	1								01	n																								
G	W	S6POWER												R	AM	se	cti	on :	S6 (of R	ΑN	13	on	or c	off i	in S	yst	em	1 O	Νn	noc	de					
			On	1								Oı																									
Н	W	S7POWER										Ke	eep	R	AM	se	cti	on :	S7 (of R	ΑN	13	on	or c	off i	in S	yst	em	10	N n	noc	de					



Bit nu	ımber			31 3	30 29	28	27 2	26 2	5 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				f	e d	С	b	a Z	,	Y X W V U T S R Q P O N M L K J I H G F E D C B
Reset	t 0x000	OFFFF		0	0 0	0	0	0 0)	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
			On	1						On
I	W	S8POWER								Keep RAM section S8 of RAM3 on or off in System ON mode
			On	1						On
J	W	S9POWER								Keep RAM section S9 of RAM3 on or off in System ON mode
			On	1						On
K	W	S10POWER	_							Keep RAM section S10 of RAM3 on or off in System ON mode
	14/	C11 DOWED	On	1						On
L	W	S11POWER	On	1						Keep RAM section S11 of RAM3 on or off in System ON mode On
М	W	S12POWER	Oli	1						Keep RAM section S12 of RAM3 on or off in System ON mode
141	**	JIZI OWER	On	1						On
N	W	S13POWER		_						Keep RAM section S13 of RAM3 on or off in System ON mode
			On	1						On
0	W	S14POWER								Keep RAM section S14 of RAM3 on or off in System ON mode
			On	1						On
Р	W	S15POWER								Keep RAM section S15 of RAM3 on or off in System ON mode
			On	1						On
Q	W	SORETENTION								Keep retention on RAM section S0 when RAM section is switched off
			On	1						On
R	W	S1RETENTION								Keep retention on RAM section S1 when RAM section is switched off
			On	1						On
S	W	S2RETENTION								Keep retention on RAM section S2 when RAM section is switched off
-	14/	CORFTENTION	On	1						On
Т	W	S3RETENTION	On	1						Keep retention on RAM section S3 when RAM section is switched off On
U	W	S4RETENTION	Oli	1						Keep retention on RAM section S4 when RAM section is switched off
		5	On	1						On
٧	W	S5RETENTION								Keep retention on RAM section S5 when RAM section is switched off
			On	1						On
W	W	S6RETENTION								Keep retention on RAM section S6 when RAM section is switched off
			On	1						On
Χ	W	S7RETENTION								Keep retention on RAM section S7 when RAM section is switched off
			On	1						On
Υ	W	S8RETENTION								Keep retention on RAM section S8 when RAM section is switched off
			On	1						On
Z	W	S9RETENTION	0							Keep retention on RAM section S9 when RAM section is switched off
_	\A /	C10DETENTION	On	1						On
a	W	S10RETENTION	On	1						Keep retention on RAM section S10 when RAM section is switched off On
b	W	S11RETENTION	Oil	1						Keep retention on RAM section S11 when RAM section is switched off
			On	1						On
С	W	S12RETENTION								Keep retention on RAM section S12 when RAM section is switched off
			On	1						On
d	W	S13RETENTION								Keep retention on RAM section S13 when RAM section is switched off
			On	1						On
e	W	S14RETENTION								Keep retention on RAM section S14 when RAM section is switched off
			On	1						On
f	W	S15RETENTION								Keep retention on RAM section S15 when RAM section is switched off
			On	1						On





5.3.7.32 RAM[3].POWERCLR

Address offset: 0x938

RAM3 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
Α	W	SOPOWER	Off	1	Keep RAM section S0 of RAM3 on or off in System ON mode Off
В	W	S1POWER	Off	1	Keep RAM section S1 of RAM3 on or off in System ON mode Off
С	W	S2POWER	Off	1	Keep RAM section S2 of RAM3 on or off in System ON mode Off
D	W	S3POWER	Off	1	Keep RAM section S3 of RAM3 on or off in System ON mode Off
E	W	S4POWER	Off	1	Keep RAM section S4 of RAM3 on or off in System ON mode Off
F	W	S5POWER	Off	1	Keep RAM section S5 of RAM3 on or off in System ON mode Off
G	W	S6POWER	Off	1	Keep RAM section S6 of RAM3 on or off in System ON mode Off
Н	W	S7POWER	Off	1	Keep RAM section S7 of RAM3 on or off in System ON mode Off
I	W	S8POWER	Off	1	Keep RAM section S8 of RAM3 on or off in System ON mode Off
J	W	S9POWER	Off	1	Keep RAM section S9 of RAM3 on or off in System ON mode Off
K	W	S10POWER	Off	1	Keep RAM section S10 of RAM3 on or off in System ON mode Off
L	W	S11POWER			Keep RAM section S11 of RAM3 on or off in System ON mode
M	W	S12POWER	Off	1	Off Keep RAM section S12 of RAM3 on or off in System ON mode
N	W	S13POWER	Off	1	Off Keep RAM section S13 of RAM3 on or off in System ON mode
0	w	S14POWER	Off	1	Off Keep RAM section S14 of RAM3 on or off in System ON mode
P	W	S15POWER	Off	1	Off Keep RAM section S15 of RAM3 on or off in System ON mode
Q	W	SORETENTION	Off	1	Off Keep retention on RAM section SO when RAM section is switched off
R	W	S1RETENTION	Off	1	Off Keep retention on RAM section S1 when RAM section is switched off
S	w	S2RETENTION	Off	1	Off Keep retention on RAM section S2 when RAM section is switched off
Т	W	S3RETENTION	Off	1	Off Keep retention on RAM section S3 when RAM section is switched off
U	W	S4RETENTION	Off	1	Off Keep retention on RAM section S4 when RAM section is switched off
V	W	S5RETENTION	Off	1	Off Keep retention on RAM section S5 when RAM section is switched off



Bit nu	umber			31	30	29 2	28	27 2	26 2	25 2	4 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1	0
ID				f	е	d	С	b	а	ΖY	()	x w	V	U	Т	S	R	Q	Р	О	N	М	L	K	J	1	Н	G	F	Ε	D	C I	В	Α
Reset	t 0x000	OFFFF		0	0	0	0	0	0	0 0) (0 0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1	1
ID																																		
			Off	1							C	Off																						
W	W	S6RETENTION									K	Кеер	rete	enti	on	on f	RAN	/l se	cti	on S	۶6 ۱	whe	en l	RAN	/I se	cti	on i	s sv	witc	he	d off	:		
			Off	1							C	Off																						
Χ	W	S7RETENTION									K	Сеер	rete	enti	on	on f	RAN	/l se	cti	on S	۶7 v	whe	en l	RAN	/I se	cti	on i	s sv	witc	he	d off	:		
			Off	1							C	Off																						
Υ	W	S8RETENTION									K	Сеер	rete	enti	on	on f	RAN	∕l se	cti	on S	ا 88	whe	en l	RAN	∕l se	cti	on i	s sv	witc	he	d off	:		
			Off	1							C	Off																						
Z	W	S9RETENTION										Сеер	rete	enti	on	on f	RAN	∕l se	cti	on S	59 v	whe	en l	RAN	∕l se	cti	on i	s sv	vito	he	d off			
			Off	1							C	Off																						
a	W	S10RETENTION										(eep	rete	enti	on	on f	RAN	∕l se	cti	on S	510) wh	nen	RA	M s	ect	ion	is	swi	tche	ed o	ff		
			Off	1							_	Off																						
b	W	S11RETENTION										Сеер	rete	enti	on	on f	RAN	∕l se	cti	on S	511	. wh	nen	RA	M s	ect	ion	is	swi	tche	ed o	ff		
			Off	1								Off																						
С	W	S12RETENTION										Сеер	rete	enti	on	on F	RAN	∕l se	cti	on S	512	wh	nen	RA	M s	ect	ion	is	swi	tche	ed o	ff		
			Off	1								Off																						
d	W	S13RETENTION										(eep	rete	enti	on	on f	RAN	∕l se	cti	on S	513	wh	nen	RA	.M s	ect	ion	is:	swi	tche	ed o	ff		
			Off	1								Off																						
е	W	S14RETENTION	0.55									(eep	rete	enti	on	on f	KΑN	/I se	cti	on S	514	wh	nen	RA	M s	ect	ion	is:	swi	tche	ed o	tt		
			Off	1								Off																						
f	W	S15RETENTION										(eep	rete	enti	on	on f	RAN	∕l se	cti	on S	515	wh	nen	RA	M s	sect	ion	is:	swi	tche	ed o	ff		
			Off	1							C	Off																						

5.3.7.33 RAM[4].POWER

Address offset: 0x940

RAM4 power control register

Bit nu	ımber			31	30	29	28	27	26	25	24	- 23	3 22	2	1 20	0 1	.9 1	18	17	16	15	5 1	4 1	.3	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Х	(W	٧	′ U	J .	Т	S	R	Q	Р	()	N	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0)	0	0	0	0	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																					
Α	RW	SOPOWER										Κe	eep	RΑ	M:	sec	tio	n S	0	on	or	of	fin	Sy	ste	m (NC	mc	de								
												RA	AM:	se	ctio	ns	are	e al	wa	ıys	re	tai	neo	d w	he	n o	n, l	out	cai	n al	so	be r	eta	ine	d w	vhe	n
												of	ff de	ре	ndi	ing	on	th	e s	et	tinį	gs	in S	OF	RET	ΕN	TIC	N.	All	RAI	M s	ect	ion	s w	ill b	e o	off
												in	sys 1	tei	n C	FF	m	ode	e.																		
			Off	0								O	ff																								
			On	1								0	n																								
В	RW	S1POWER										Κe	eep	RA	M s	sec	ctio	n S	1	on	or	of	fin	Sy	ste	m (NC	mc	de								
												RA	AM:	se	ctio	ns	are	e al	Wa	ıys	re	tai	nec	d w	he	n o	n, l	out	cai	n al	so	be r	eta	ine	d w	vhe	n
												of	ff de	ре	ndi	ing	on	th	e s	et	tinį	gs	in S	51F	RET	EN	TIC	N.	All	RAI	M s	ecti	ion	s w	ill b	e o	off
												in	sys Sys	tei	n C	FF	m	ode	e.																		
			Off	0								O	ff																								
			On	1								0	n																								
С	RW	S2POWER										Κe	eep	RΑ	M:	sec	ctio	n S	2 (on	or	of	fin	Sy	ste	m (NC	mc	de								
												RA	AM:	se	ctio	ns	are	e al	wa	iys	re	tai	neo	d w	he	n o	n, l	out	cai	n al	so	be r	eta	ine	d w	vhe	n
												of	ff de	ре	ndi	ing	on	th	e s	et	tinį	gs	in S	52F	RET	ΕN	TIC	N.	All	RAI	M s	ect	ion	s w	ill b	e o	off
												in	ı Sys	tei	n C	FF	m	ode	e.																		
			Off	0								O	ff																								





D.				2.1	20.	20.5		.	6.00		4 22				0				_			2			1-			_		-		2	2	4	0
	umber										4 23 2																								
ID _											′ X \																								-
	t 0x0000F					0 (0 (0 (, 0	U	0				0 (U	U	U		. 1	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	R/W I	Field	Value ID On	Valu 1	ıe						On	crip	tion																						
D	RW S	S3POWER	Oil	•								n RA	AM s	sec	tio:	n S	3 (on (or	off	in	Svs	tei	m	ON	mo	de.								
_																																			
													ction																						
													endii em O	_				SCII		goi))[LIV	1110	'IN. 1	-\II	IVAI	VI 30	cui	0113	VVII	יטכו	. 011	
			Off	0							Off	,500	0			-																			
			On	1							On																								
E	RW S	S4POWER									Kee	p RA	AM s	sec	tio	n S	4 (on (or	off	in	Sys	te	m	ON	mo	de.								
											RAN	∕l se	ction	ns	are	e al	wa	ays	re	tair	nec	l w	hei	n c	n, l	out	car	n als	so b	e r	etai	nec	l wl	hen	
											off	depe	endi	ng	on	th	ie s	sett	tin	gs i	n S	S4R	ΕTI	ΕN	TIC	N.	AII I	RAN	Л se	ecti	ons	wil	l be	e off	
											in S	yste	m O	FF	mo	ode	е.																		
			Off	0							Off																								
			On	1							On																								
F	RW S	S5POWER									Kee	p RA	AM s	sec	ctio	n S	55 (on (or	off	in	Sys	te	m	ON	mo	de.								
											RAN	∕l se	ection	ns	are	al	wa	ays	re	tair	nec	d w	hei	n c	n, l	out	car	n al	so b	e r	etai	nec	l wl	hen	
											off	depe	endi	ng	on	th	e s	sett	tin	gs i	n S	55R	ΕTI	ΕN	TIC	Ν.	AII I	RAN	∕l se	ecti	ons	wil	l be	e off	
												yste	m O	FF	mo	ode	е.																		
			Off	0							Off																								
G	RW 5	S6POWER	On	1							On	n P/	AM s		tio	n S	6.6	on i	or	off	in	Sve	to	m	ΟN	mo	do								
U	11.00	JOF OWER																																	
													ction																						
													endii em O					sett	tin	gs ı	n :	ЬΚ	EII	ΕN	HIC	IN.	AII	KAI	/I SE	ecti	ons	WII	I DE	e on	
			Off	0							Off		:111 0	rr	· IIIC	Jui	ε.																		
			On	1							On																								
Н	RW S	S7POWER									Kee	p RA	AM s	sec	ctio	n S	57 c	on (or	off	in	Sys	te	m	ON	mo	de.								
											RAN	∕l se	ection	ns	are	e al	wa	ays	re	tair	nec	l w	hei	n c	n, l	out	car	n als	so b	e r	etai	ned	l wl	hen	
													endi																						
											in S	yste	m O	FF	mo	ode	е.																		
			Off	0							Off																								
			On	1							On																								
I	RW S	S8POWER									Kee	p RA	AM s	sec	ctio	n S	8 6	on (or	off	in	Sys	te	m	ON	mo	de.								
											RAN	∕l se	ection	ns	are	e al	wa	ays	re	tair	nec	w b	hei	n c	n, l	out	car	n als	so b	e r	etai	nec	l wl	hen	
											off	depe	endi	ng	on	th	e s	sett	tin	gs i	n S	8R	ΕTI	ΕN	TIC	Ν.	AII I	RAN	∕l se	ecti	ons	wil	l be	e off	
												yste	m O	FF	mo	ode	е.																		
			Off	0							Off																								
1	RW S	S9POWER	On	1							On	n R	AM s	ec	rtio	n S	:9 r	on (٥r	off	in	Svs	tei	m	ΟN	mo	ıde								
,	1,,,,	JOI OWEN																																	
													ction																						
													endii em O	_				ett	un	gs I	113	эК	cII	ΕIV	TIC	IN.	-\II	ιΑľ	vi SE	CCI	UNS	vVII	ı DE	011	
			Off	0							Off	,																							
			On	1							On																								
K	RW S	S10POWER									Kee	p RA	AM s	sec	ctio	n S	10	or	10	r of	ff i	n Sy	/st	en	n Ol	N m	ode	e.							
											RAN	∕l se	ction	ns	are	e al	wa	ays	re	tair	nec	l w	hei	n c	on, l	but	car	n als	so b	e r	etai	nec	l wl	hen	
													endi																						
											in S	yste	m O	FF	mo	ode	е.																		
			Off	0							Off																								



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	'XWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
			On	1	On
L	RW	S11POWER			Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
М	RW	S12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
N	RW	S13POWER			Keep RAM section S13 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S13RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
_	D)A/	C14DOWED	On	1	On
0	RW	S14POWER			Keep RAM section S14 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S14RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
Р	RW	S15POWER		-	Keep RAM section S15 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S15RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
Q	RW	SORETENTION			Keep retention on RAM section S0 when RAM section is off
			Off	0	Off
			On	1	On
R	RW	S1RETENTION			Keep retention on RAM section S1 when RAM section is off
			Off	0	Off
			On	1	On
S	RW	S2RETENTION		_	Keep retention on RAM section S2 when RAM section is off
			Off	0	Off
Т	RW	S3RETENTION	On	1	On Keep retention on RAM section S3 when RAM section is off
'	NVV	SSKETENTION	Off	0	Off
			On	1	On
U	RW	S4RETENTION			Keep retention on RAM section S4 when RAM section is off
			Off	0	Off
			On	1	On
V	RW	SSRETENTION			Keep retention on RAM section S5 when RAM section is off
			Off	0	Off
			On	1	On



D:t	le e			24	20	20	20.	27.	20	25.2		11 22		11.2	0.1	0.1	10	17	10	1.5	1.	1	2 4	2 4	11	10	0	0	7				-	2	4	_
	umber											23 22																								
ID												X W																								
	t 0x000						0	0	0	0 (0 0				0	0	0	0	1	1	1	. 1	L	1	1	1	1	1	1	. 1	1	1	1	1	1
ID		Field	Value ID	Val	lue							Descr																								
W	RW	S6RETENTION										Keep	re	ten	tio	n o	n R	A٨	/I se	ect	ion	Se	w	he	n R	AN	1 se	ecti	on	is	off					
			Off	0								Off																								
			On	1								On																								
Х	RW	S7RETENTION										Keep	re	ten	tio	n o	n R	ΑN	∕l se	ect	ion	S7	w	hei	n R	AN	1 se	ecti	on	is	off					
			Off	0								Off																								
			On	1								On									_															
Υ	RW	S8RETENTION		_								Keep	re	eten	tio	n o	n R	ΑN	/I Se	ect	ion	SE	3 W	hei	n R	AN	1 56	ecti	on	İS	off					
			Off	0								Off																								
_			On	1								On					_								_		_				••					
Z	RW	S9RETENTION	0,11	•								Keep	re	ten	tio	n o	n R	ΑN	/I S	ect	ion	55	w	hei	n K	AIV	1 56	ecti	on	IS (off					
			Off	0								Off																								
_	DVA	CAODETENTION	On	1								On										C 1	٥.	1		D 4										
a	RW	S10RETENTION	O#	0								Keep	re	ten	tio	n o	nк	ΑN	/1 56	ect	ion	21	۱ ن	wn	en	KA	IVI :	sec	101	1 15	OII					
			Off On	0								Off On																								
b	RW	S11RETENTION	Oli	1								Keep	ro	ton	+io	n o	n D	۸۸	1	n c t	ion	C1	1,	,,b,	on	DΛ	Ν.Α.		ior	۰ i،	off					
b	NVV	SITKETEINTION	Off	0								Off	ie	ten	LIO	11 0	II N	AIV	/1 50	201	1011	31	.1 \	WIII	en	NΑ	IVI :	sec	.101	1 13	011					
			On	1								On																								
С	RW	S12RETENTION	OII	_								Кеер	ro	ton	tio	n o	n R	ΔΛ	Λο	oct	ion	S 1	2 1	wh	۵n	RΔ	M	con	ior	n is	off					
C	11.00	SIZKETENTION	Off	0								Off	10	·tcii	LIO	11 0	11.14	ΛIV	/1 30		1011	J.	. 2 1		CII	IVA		300	.101	11.	, 011					
			On	1								On																								
d	RW	S13RETENTION		-								Кеер	re	ten	tio	n o	n R	A٨	Λse	ect	ion	S1	.3 ۱	wh	en	RA	M:	sect	noi	n is	off	:				
_		515112121111511	Off	0								Off				0						-		•	٠			-								
			On	1								On																								
e	RW	S14RETENTION										Keep	re	ten	tio	n o	n R	ΑN	Λse	ect	ion	S1	.4 ۷	νh	en	RA	M:	sect	noi	n is	off					
			Off	0								Off				-										-										
			On	1								On																								
f	RW	S15RETENTION									ŀ	Keep	re	ten	tio	n o	n R	A٨	Λse	ect	ion	S1	.5 ر	wh	en	RA	M:	sect	ioi	n is	off	:				
			Off	0							(Off																								
			On	1							(On																								

5.3.7.34 RAM[4].POWERSET

Address offset: 0x944

RAM4 power control set register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16 1	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D (C E	ВА
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1 1	L :	1 1
ID																																		
Α	W	SOPOWER										Ke	ер Б	RAN	1 se	ectio	on S	60 o	f RA	١M	4 o	n o	r of	ff ir	Sy:	ste	m C	N r	noc	de				
			On	1								On	ı																					
В	W	S1POWER										Ke	ep F	RAN	∕l se	ectio	on S	61 o	f RA	١M	4 o	n o	r of	ff ir	Sy	ste	m C	N r	noc	de				
			On	1								On	ı																					
С	W	S2POWER										Ke	ep F	RAN	∕l se	ectio	on S	52 o	f RA	MA	4 o	n o	r of	ff ir	Sy	ste	m C	N r	noc	de				
			On	1								On	ı																					
D	W	S3POWER										Ke	ep F	RAN	∕l se	ectio	on S	3 o	f RA	MA	4 o	n o	r of	ff ir	Sy	ste	m C	N r	noc	de				
			On	1								On																						





Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Y X W V U T S R Q P O N M L K J I H G F E D C B A
	. 0000	05555			
	t 0x000				0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID		Field	Value ID	Value	Description
E	W	S4POWER	On	1	Keep RAM section S4 of RAM4 on or off in System ON mode On
F	W	S5POWER	On	1	Keep RAM section S5 of RAM4 on or off in System ON mode On
G	W	S6POWER	On	1	Keep RAM section S6 of RAM4 on or off in System ON mode On
Н	W	S7POWER	Oil	1	Keep RAM section S7 of RAM4 on or off in System ON mode
ı	W	S8POWER	On	1	On Keep RAM section S8 of RAM4 on or off in System ON mode
J	W	S9POWER	On	1	On Keep RAM section S9 of RAM4 on or off in System ON mode
J	VV	39FOWLK	On	1	On
K	W	S10POWER	On	1	Keep RAM section S10 of RAM4 on or off in System ON mode On
L	W	S11POWER	On	1	Keep RAM section S11 of RAM4 on or off in System ON mode On
M	W	S12POWER			Keep RAM section S12 of RAM4 on or off in System ON mode
N	W	S13POWER	On	1	On Keep RAM section S13 of RAM4 on or off in System ON mode
0	W	S14POWER	On	1	On Keep RAM section S14 of RAM4 on or off in System ON mode
Р	W	C1F DOWED	On	1	On
r	VV	S15POWER	On	1	Keep RAM section S15 of RAM4 on or off in System ON mode On
Q	W	SORETENTION	On	1	Keep retention on RAM section S0 when RAM section is switched off On
R	W	S1RETENTION	On	1	Keep retention on RAM section S1 when RAM section is switched off On
S	W	S2RETENTION			Keep retention on RAM section S2 when RAM section is switched off
Т	W	S3RETENTION	On	1	On Keep retention on RAM section S3 when RAM section is switched off
			On	1	On
U	W	S4RETENTION	On	1	Keep retention on RAM section S4 when RAM section is switched off On
V	W	SSRETENTION	On	1	Keep retention on RAM section S5 when RAM section is switched off On
W	W	S6RETENTION			Keep retention on RAM section S6 when RAM section is switched off
Х	W	S7RETENTION	On	1	On Keep retention on RAM section S7 when RAM section is switched off
Υ	W	S8RETENTION	On	1	On Keep retention on RAM section S8 when RAM section is switched off
			On	1	On
Z	W	S9RETENTION	On	1	Keep retention on RAM section S9 when RAM section is switched off On
a	W	S10RETENTION	On	1	Keep retention on RAM section S10 when RAM section is switched off On
b	W	S11RETENTION	On	1	Keep retention on RAM section S11 when RAM section is switched off On
С	W	S12RETENTION	Jii	1	Keep retention on RAM section S12 when RAM section is switched off
			On	1	On





Bit nu	mber			31	30	29 2	28 2	27 2	26 2	25 2	24 2	3 2	2 2	1 20) 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	e	d	С	b	а	Z '	Υ)	×ν	V V	' U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																		
d	W	S13RETENTION									K	ee	ret	ent	ion	on	RAI	M s	ecti	on	S13	wł	nen	RA	M:	sec	tion	is	swi	tch	ed c	off		
			On	1							C)n																						
e	W	S14RETENTION									K	eep	ret	ent	ion	on	RAI	M s	ecti	on	S14	wł	nen	RA	M:	sec	tion	is	swi	tch	ed c	off		
			On	1							C)n																						
f	W	S15RETENTION									K	ee	ret	ent	ion	on	RAI	M s	ecti	on	S15	wł	nen	RA	M:	sec	tion	is	swi	tch	ed c	off		
			On	1							C)n																						

5.3.7.35 RAM[4].POWERCLR

Address offset: 0x948

RAM4 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	/ X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	W	SOPOWER			Keep RAM section S0 of RAM4 on or off in System ON mode
			Off	1	Off
В	W	S1POWER			Keep RAM section S1 of RAM4 on or off in System ON mode
			Off	1	Off
С	W	S2POWER			Keep RAM section S2 of RAM4 on or off in System ON mode
			Off	1	Off
D	W	S3POWER			Keep RAM section S3 of RAM4 on or off in System ON mode
			Off	1	Off
E	W	S4POWER	Off	1	Keep RAM section S4 of RAM4 on or off in System ON mode Off
F	W	S5POWER	Oli	1	Keep RAM section S5 of RAM4 on or off in System ON mode
•	VV	SSFOWER	Off	1	Off
G	W	S6POWER	OII	•	Keep RAM section S6 of RAM4 on or off in System ON mode
			Off	1	Off
Н	W	S7POWER			Keep RAM section S7 of RAM4 on or off in System ON mode
			Off	1	Off
1	W	S8POWER			Keep RAM section S8 of RAM4 on or off in System ON mode
			Off	1	Off
J	W	S9POWER			Keep RAM section S9 of RAM4 on or off in System ON mode
			Off	1	Off
K	W	S10POWER			Keep RAM section S10 of RAM4 on or off in System ON mode
			Off	1	Off
L	W	S11POWER	0#	1	Keep RAM section S11 of RAM4 on or off in System ON mode
N4	W	\$12DOWED	Off	1	Off Keen BAM section \$12 of BAMA on or off in System ON made
М	vv	S12POWER	Off	1	Keep RAM section S12 of RAM4 on or off in System ON mode Off
N	W	S13POWER	Oli	1	Keep RAM section S13 of RAM4 on or off in System ON mode
			Off	1	Off
0	W	S14POWER			Keep RAM section S14 of RAM4 on or off in System ON mode
			Off	1	Off
Р	W	S15POWER			Keep RAM section S15 of RAM4 on or off in System ON mode
			Off	1	Off





	umber			31	30	29 :	28 2	27 2	26 2	25 24	4 23	3 22	2 21	1 20	1	9 1	8 1	7 1	6 1	.5 1	L4 :	13	12	11	10	9	8	7	6	5	4	3	2 1	1 (0
ID				f	е	d	c l	b	а	Z Y	′ X	(W	′ V	' U	1	Γ 9	5 I	ς (2	Р	0	N	М	L	K	J	1	Н	G	F	Е	D	C E	3 /	A
Rese	t 0x000	OFFFF		0	0	0	0	0	0	0 0	0	0	0	0	C) () () ()	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1
ID	R/W	Field	Value ID	Val	lue						D	escr	ipt	ion																					
Q	W	SORETENTION										eep	ret	tenti	ior	io r	ı R	AΜ	se	ctic	n S	٥٥ ١	whe	en F	RAN	/I se	ectio	n i	s sv	vito	hec	d of			
			Off	1								ff																							
R	W	S1RETENTION	- **									eep	ret	tenti	ior	io r	ı R	AΜ	se	ctic	n S	51 ۱	whe	en F	RAN	/I se	ectio	n i	S SV	vito	hec	d of			
			Off	1								ff					_																		
S	W	S2RETENTION	Off	1								eep ff	ret	tent	ıor	10 1	ı R	AIVI	se	ctic	n S	2 \	whe	en I	ΚΑN	/I S	ectio	n ı	S SV	vito	hec	d of			
Т	W	S3RETENTION	Off	1								п еер	rot	tonti	ior		, D	N N A	50	ctic	ın C	· 2 ·	who	n [2 A A	1	actio	n i	c cv	ui+c	hor	1 of			
'	vv	SSRETEINTION	Off	1								eep ff	iei	lenti	101	1 01	I IV	-\IVI	361	LLIC	1113) O	WIIE	211 1	MIN	/1 50	ecuc	וווע	5 SV	VILC	лес	1 011			
U	W	S4RETENTION	Oli	_								eep	ret	enti	ior	וח ר	n R	ΔM	sei	ctic	ın ^ç	34 v	whe	n F	RAN	/1 S/	-ctic	n i	s sv	vito	her	l of			
Ū	•••	3	Off	1								ff									c														
V	W	S5RETENTION									Ke	еер	ret	tenti	ior	וס ר	n R	AΜ	se	ctic	n S	55 v	whe	en F	RAN	Λse	ectio	n i	s sv	vito	hec	d of			
			Off	1							0	ff																							
W	W	S6RETENTION									Ke	еер	ret	tenti	ior	no r	n R	٩M	se	ctic	n S	66 ر	whe	en F	RAN	Λse	ectio	n i	s sv	vito	hec	d of			
			Off	1							0	ff																							
Х	W	S7RETENTION									Ke	еер	ret	tenti	ior	no r	ı R	٩M	se	ctic	n S	57 v	whe	en F	RAN	/I se	ectio	n i	s sv	vito	hec	d of			
			Off	1							0	ff																							
Υ	W	S8RETENTION									Ke	eep	ret	tenti	ior	no r	n R	٩M	se	ctic	n S	8 v	whe	en F	RAN	/I se	ectio	n i	s sv	vito	hec	d of			
			Off	1							0	ff																							
Z	W	S9RETENTION										eep	ret	tenti	ior	io r	n R	٩M	se	ctic	n S	9 v	whe	en F	RAN	/I se	ectio	n i	s sv	vito	hec	d of			
			Off	1								ff																							
a	W	S10RETENTION										eep	ret	tenti	ior	io r	ı R	AΜ	se	ctic	n S	310	wł	nen	RA	M	sect	ion	is s	wi	tche	ed o	ff		
			Off	1								ff					_																••		
b	W	S11RETENTION	0#									eep	ret	tenti	ior	io r	ı R	AΜ	se	ctic	n S	511	. wr	nen	RA	.M	sect	ion	is s	Wii	tche	ed o	Ħ		
	\A/	C12DETENTION	Off	1								ff					. D	A B 4			(.17			DΛ	N 4			ie i		- ab	م ام	cc .		
С	W	S12RETENTION	Off	1								eep ff	ret	enti	101	101	ı K	-\IVI	261	LLIC	ni 3	12	wr	ien	KΑ	IVI	sect	ior	15 5	WI	LLTIE	eu 0	11		
d	W	S13RETENTION	Oil	1								eep	ret	enti	ior	ים ר	n R	ΔNA	SPI	rtic	ın ^ç	:12	wh	nen	RΑ	М	sect	ion	is	\\/i	tche	od o	ff		
u	VV	SISHEILINION	Off	1								eep ff	iet	CIII	.01	ال ،	. 11/	avi	361	CIC	.113	,13	vvi	icil	IV.	a¥I.	المال	.01	13 3	· v v 1	CIIC	.u 0			
e	W	S14RETENTION		-								eep	ret	tenti	ior	n or	n R	ΔM	se	ctic	n S	514	wł	nen	RA	М	sect	ior	is s	wit	tche	ed o	ff		
-	-		Off	1								ff																							
f	W	S15RETENTION										еер	ret	tenti	ior	וס ר	n R	٩M	se	ctic	n S	315	wł	nen	RA	M	sect	ion	is s	wit	tche	ed o	ff		
			Off	1								ff																							

5.3.7.36 RAM[5].POWER

Address offset: 0x950

RAM5 power control register


Bit number		31 30 29 28 27	26 25 24 2	3 22 21 2	0 19 1	8 17 1	l6 15	14 1	13 12	2 11	10	9 8	3 7	6	5	4	3 2	2 1	0
ID		f e d c b	a Z Y >	(W V I	J T S	S R (Q P	0	N M	1 L	K	J I	Н	G	F	Ε	D (СВ	Α
Reset 0x0000FFFF		0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 1	1	1 1	. 1	1	1 1	l 1	1	1	1	1 :	l 1	1
ID R/W Fiel																			
A RW SOP	OWER		K	eep RAM	section	n SO oı	n or c	off in	Syst	em	ı NO	nod	e.						
			R	AM section	ons are	alway	/s reta	aine	d wh	en c	n, b	ut ca	an al	so b	e re	etai	ned	whe	1
			О	ff depend	ing on	the se	etting	s in S	ORE	TEN	IOIT	N. Al	l RAI	VI se	ectio	ons	will	be o	if
			ir	System (OFF mo	ode.													
	Off	0	0	ff															
	On	1	0	n															



Bit nu	ımber			31 30 29 28 27 26 25 24	\$ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x00001	FFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
В	RW	S1POWER			Keep RAM section S1 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S1RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
С	RW	S2POWER			Keep RAM section S2 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S2RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
D	RW	S3POWER			Keep RAM section S3 on or off in System ON mode.
			Off	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S3RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1	On
E	RW	S4POWER		_	Keep RAM section S4 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S4RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
F	RW .	SSPOWER			Keep RAM section S5 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S5RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
G	RW	S6POWER			Keep RAM section S6 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S6RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
	Dist	CZDOWED	On	1	On
Н	RW	S7POWER			Keep RAM section S7 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S7RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
I	RW	S8POWER			Keep RAM section S8 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S8RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On



	mber				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					'XWVUTSRQPONMLKJIHGFEDCBA
	0x000				0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID .		Field	Value ID	Value	Description Keen PAM section 50 on as off in Surtem ON made
J	RW	S9POWER			RAM sections are always retained when on, but can also be retained when off depending on the settings in SPRETENTION. All RAM sections will be off in System OFF mode.
			Off On	0	Off On
K	RW	S10POWER			Keep RAM section S10 on or off in System ON mode.
			Off	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S10RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1	On
L	RW	S11POWER			Keep RAM section S11 on or off in System ON mode.
			Off On	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode. Off On
M	RW	S12POWER		-	Keep RAM section S12 on or off in System ON mode.
			Off	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S12RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1	On
N	RW	S13POWER	Off On	0 1	Keep RAM section S13 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S13RETENTION. All RAM sections will be off in System OFF mode. Off On
0	RW	S14POWER			Keep RAM section S14 on or off in System ON mode.
			Off On	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S14RETENTION. All RAM sections will be off in System OFF mode. Off On
Р	RW	S15POWER			Keep RAM section S15 on or off in System ON mode.
			Off	0	RAM sections are always retained when on, but can also be retained when off depending on the settings in S15RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1	On
Q	RW	SORETENTION	Off	0	Keep retention on RAM section S0 when RAM section is off Off
D	Ditt	CIDETENTION	On	1	On Keen retention on PAM section S1 when PAM section is off
R	RW	S1RETENTION	Off On	0	Keep retention on RAM section S1 when RAM section is off Off On





Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcba7 Y	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	0x000	OFFFF			0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID					
S	RW	S2RETENTION			Keep retention on RAM section S2 when RAM section is off
			Off	0	Off
			On	1	On
Т	RW	S3RETENTION			Keep retention on RAM section S3 when RAM section is off
			Off	0	Off
			On	1	On
U	RW	S4RETENTION			Keep retention on RAM section S4 when RAM section is off
			Off	0	Off
			On	1	On
٧	RW	S5RETENTION			Keep retention on RAM section S5 when RAM section is off
			Off	0	Off
			On	1	On
W	RW	S6RETENTION			Keep retention on RAM section S6 when RAM section is off
			Off	0	Off
			On	1	On
Χ	RW	S7RETENTION			Keep retention on RAM section S7 when RAM section is off
			Off	0	Off
			On	1	On
Υ	RW	S8RETENTION	- 66	_	Keep retention on RAM section S8 when RAM section is off
			Off	0	Off
-	DIA	CORFTENITION	On	1	On
Z	RW	S9RETENTION	0#	0	Keep retention on RAM section S9 when RAM section is off
			Off On	1	Off On
a	RW	S10RETENTION	Oli	1	Keep retention on RAM section S10 when RAM section is off
a	11.00	SIGNETERMION	Off	0	Off
			On	1	On
b	RW	S11RETENTION	0.11	-	Keep retention on RAM section S11 when RAM section is off
			Off	0	Off
			On	1	On
С	RW	S12RETENTION			Keep retention on RAM section S12 when RAM section is off
			Off	0	Off
			On	1	On
d	RW	S13RETENTION			Keep retention on RAM section S13 when RAM section is off
			Off	0	Off
			On	1	On
e	RW	S14RETENTION			Keep retention on RAM section S14 when RAM section is off
			Off	0	Off
			On	1	On
f	RW	S15RETENTION			Keep retention on RAM section S15 when RAM section is off
			Off	0	Off
			On	1	On

5.3.7.37 RAM[5].POWERSET

Address offset: 0x954

RAM5 power control set register

When read, this register will return the value of the POWER register.



Bit nu	ımber			31 30 29 3	28 27 2	6 25 3	.4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID							Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x000				0 0 0	0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID		Field	Value ID	Value			Description
Α	W	SOPOWER	On	1			Keep RAM section S0 of RAM5 on or off in System ON mode On
В	W	S1POWER	On	1			Keep RAM section S1 of RAM5 on or off in System ON mode On
С	W	S2POWER	0.5	1			Keep RAM section S2 of RAM5 on or off in System ON mode
D	W	S3POWER	On	1			On Keep RAM section S3 of RAM5 on or off in System ON mode
E	W	S4POWER	On	1			On Keep RAM section S4 of RAM5 on or off in System ON mode
F	W	S5POWER	On	1			On Keep RAM section S5 of RAM5 on or off in System ON mode
			On	1			On
G	W	S6POWER	On	1			Keep RAM section S6 of RAM5 on or off in System ON mode On
Н	W	S7POWER	On	1			Keep RAM section S7 of RAM5 on or off in System ON mode On
I	W	S8POWER	On	1			Keep RAM section S8 of RAM5 on or off in System ON mode On
J	W	S9POWER	On	1			Keep RAM section S9 of RAM5 on or off in System ON mode On
K	W	S10POWER	On	1			Keep RAM section S10 of RAM5 on or off in System ON mode On
L	W	S11POWER	On	1			Keep RAM section S11 of RAM5 on or off in System ON mode On
M	W	S12POWER	On	1			Keep RAM section S12 of RAM5 on or off in System ON mode On
N	W	S13POWER	Oil	1			Keep RAM section S13 of RAM5 on or off in System ON mode
0	W	S14POWER	On	1			On Keep RAM section S14 of RAM5 on or off in System ON mode
Р	W	S15POWER	On	1			On Keep RAM section S15 of RAM5 on or off in System ON mode
Q	w	SORETENTION	On	1			On Keep retention on RAM section SO when RAM section is switched off
			On	1			On .
R	W	S1RETENTION	On	1			Keep retention on RAM section S1 when RAM section is switched off On
S	W	S2RETENTION	On	1			Keep retention on RAM section S2 when RAM section is switched off On
Т	W	S3RETENTION	On	1			Keep retention on RAM section S3 when RAM section is switched off On
U	W	S4RETENTION	On	1			Keep retention on RAM section S4 when RAM section is switched off On
V	W	S5RETENTION					Keep retention on RAM section S5 when RAM section is switched off
W	W	S6RETENTION	On	1			On Keep retention on RAM section S6 when RAM section is switched off
X	W	S7RETENTION	On	1			On Keep retention on RAM section S7 when RAM section is switched off
Υ	W	S8RETENTION	On	1			On Keep retention on RAM section S8 when RAM section is switched off
			On	1			On





Bit nu	ımber			31	30	29	28	27	26	2!	5 24	1 2	3 2:	2 21	. 20	19	18	17	16	15	5 14	1 1	3 1	L2 1	11 1	.0	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	>	(W	/ V	U	Т	S	R	Q	Р	С	N	۱ ۱	M	L	K	J	T	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0	1	1	1	L	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																				
Z	W	S9RETENTION										K	eep	ret	ent	ion	on	RA	M s	ec	ior	s SS	9 w	he	n R	٩N	se	cti	on i	S S	wit	che	d o	ff		
			On	1								0	n																							
a	W	S10RETENTION										K	eep	ret	ent	ion	on	RA	M s	ec	ior	S1	10	wh	en I	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							
b	W	S11RETENTION										K	eep	ret	ent	ion	on	RA	M s	ect	ior	S1	11	wh	en I	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							
С	W	S12RETENTION										K	eep	ret	ent	ion	on	RA	M s	ec	ior	S1	12	wh	en I	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							
d	W	S13RETENTION										K	eep	ret	ent	ion	on	RA	M s	ect	ior	S1	13	wh	en I	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							
e	W	S14RETENTION										K	eep	ret	ent	ion	on	RA	M s	ec	ior	S2	14	wh	en l	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							
f	W	S15RETENTION										K	eep	ret	ent	ion	on	RA	M s	ect	ior	S1	15	wh	en I	RAI	M s	ect	ion	is	swi	tch	ed	off		
			On	1								0	n																							

5.3.7.38 RAM[5].POWERCLR

Address offset: 0x958

RAM5 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31 30 29 28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b	a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1
ID						
Α	W	SOPOWER				Keep RAM section S0 of RAM5 on or off in System ON mode
			Off	1		Off
В	W	S1POWER				Keep RAM section S1 of RAM5 on or off in System ON mode
			Off	1		Off
С	W	S2POWER				Keep RAM section S2 of RAM5 on or off in System ON mode
			Off	1		Off
D	W	S3POWER				Keep RAM section S3 of RAM5 on or off in System ON mode
			Off	1		Off
E	W	S4POWER				Keep RAM section S4 of RAM5 on or off in System ON mode
			Off	1		Off
F	W	S5POWER	- 44			Keep RAM section S5 of RAM5 on or off in System ON mode
			Off	1		Off
G	W	S6POWER	0#	4		Keep RAM section S6 of RAM5 on or off in System ON mode
Н	W	S7POWER	Off	1		Off Keep RAM section S7 of RAM5 on or off in System ON mode
П	vv	3/POWER	Off	1		Off
	W	S8POWER	Oli	1		Keep RAM section S8 of RAM5 on or off in System ON mode
	VV	SOFOWER	Off	1		Off
J	W	S9POWER		-		Keep RAM section S9 of RAM5 on or off in System ON mode
			Off	1		Off
K	W	S10POWER				Keep RAM section S10 of RAM5 on or off in System ON mode
			Off	1		Off
L	W	S11POWER				Keep RAM section S11 of RAM5 on or off in System ON mode
			Off	1		Off



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	/XWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
М	W	S12POWER			Keep RAM section S12 of RAM5 on or off in System ON mode
			Off	1	Off
N	W	S13POWER	Off	1	Keep RAM section S13 of RAM5 on or off in System ON mode Off
0	W	S14POWER	On	1	Keep RAM section S14 of RAM5 on or off in System ON mode
			Off	1	Off
Р	W	S15POWER			Keep RAM section S15 of RAM5 on or off in System ON mode
			Off	1	Off
Q	W	SORETENTION			Keep retention on RAM section SO when RAM section is switched off
			Off	1	Off
R	W	S1RETENTION	0,11	4	Keep retention on RAM section S1 when RAM section is switched off
S	W	S2RETENTION	Off	1	Off Keep retention on RAM section S2 when RAM section is switched off
3	VV	SZKETENTION	Off	1	Off
Т	W	S3RETENTION		-	Keep retention on RAM section S3 when RAM section is switched off
			Off	1	Off
U	W	S4RETENTION			Keep retention on RAM section S4 when RAM section is switched off
			Off	1	Off
V	W	SSRETENTION	Off	1	Keep retention on RAM section S5 when RAM section is switched off Off
w	W	S6RETENTION	On	1	Keep retention on RAM section S6 when RAM section is switched off
			Off	1	Off
Х	W	S7RETENTION			Keep retention on RAM section S7 when RAM section is switched off
			Off	1	Off
Υ	W	S8RETENTION			Keep retention on RAM section S8 when RAM section is switched off
-	147	CORFTENITION	Off	1	Off
Z	W	S9RETENTION	Off	1	Keep retention on RAM section S9 when RAM section is switched off Off
a	W	S10RETENTION	-	-	Keep retention on RAM section S10 when RAM section is switched off
			Off	1	Off
b	W	S11RETENTION			Keep retention on RAM section S11 when RAM section is switched off
			Off	1	Off
С	W	S12RETENTION			Keep retention on RAM section S12 when RAM section is switched off
			Off	1	Off
d	W	S13RETENTION	Off	1	Keep retention on RAM section S13 when RAM section is switched off Off
e	W	S14RETENTION	Off	1	Off Keep retention on RAM section S14 when RAM section is switched off
-	• •	52-11L1 LN11ON	Off	1	Off
f	W	S15RETENTION			Keep retention on RAM section S15 when RAM section is switched off
			Off	1	Off

5.3.7.39 RAM[6].POWER

Address offset: 0x960

RAM6 power control register



Bit number ID			24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x0000FFFF			0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID R/W Field			Description
A RW SOPOWER			Keep RAM section SO on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in SORETENTION. All RAM sections will be off in System OFF mode.
	Off On	0 1	Off On
B RW S1POWER	Off On	0 1	Keep RAM section S1 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S1RETENTION. All RAM sections will be off in System OFF mode. Off On
C RW S2POWER	Off On	0 1	Keep RAM section S2 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S2RETENTION. All RAM sections will be off in System OFF mode. Off On
D RW S3POWER	Off On	0 1	Keep RAM section S3 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S3RETENTION. All RAM sections will be off in System OFF mode. Off On
E RW S4POWER	Off On	0 1	Keep RAM section S4 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S4RETENTION. All RAM sections will be off in System OFF mode. Off On
F RW SSPOWER	Off On	0	Keep RAM section S5 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S5RETENTION. All RAM sections will be off in System OFF mode. Off On
G RW S6POWER	Off	0	Keep RAM section S6 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S6RETENTION. All RAM sections will be off in System OFF mode. Off
H RW S7POWER	On Off On	0 1	On Keep RAM section S7 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S7RETENTION. All RAM sections will be off in System OFF mode. Off On



D.:					
	ımber				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID -					/ X W V U T S R Q P O N M L K J I H G F E D C B A
Reser	0x000	Field		Value	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
I	RW	S8POWER	value ID	value	Description Keep RAM section S8 on or off in System ON mode.
		55. 5			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S8RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
J	RW	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
K	RW	S10POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
L	RW	S11POWER	On	1	On Keep RAM section S11 on or off in System ON mode.
L	11.00	JIIFOWLK			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
М	RW	S12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
N	RW	S13POWER			Keep RAM section S13 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S13RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
0	RW	S14POWER	5	-	Keep RAM section S14 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S14RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
Р	RW	S15POWER			Keep RAM section S15 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S15RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcba	Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	OFFFF		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
Q	RW	SORETENTION			Keep retention on RAM section S0 when RAM section is off
			Off	0	Off
			On	1	On
R	RW	S1RETENTION			Keep retention on RAM section S1 when RAM section is off
			Off	0	Off
			On	1	On
S	RW	S2RETENTION			Keep retention on RAM section S2 when RAM section is off
			Off	0	Off
_	5111		On	1	On State of the Control of the Contr
Т	RW	S3RETENTION	0#	0	Keep retention on RAM section S3 when RAM section is off
			Off On	0 1	Off On
U	RW	S4RETENTION	OII	1	Keep retention on RAM section S4 when RAM section is off
J	17.44	JTILLILINITON	Off	0	Off
			On	1	On
٧	RW	S5RETENTION			Keep retention on RAM section S5 when RAM section is off
			Off	0	Off
			On	1	On
W	RW	S6RETENTION			Keep retention on RAM section S6 when RAM section is off
			Off	0	Off
			On	1	On
Χ	RW	S7RETENTION			Keep retention on RAM section S7 when RAM section is off
			Off	0	Off
			On	1	On
Υ	RW	S8RETENTION			Keep retention on RAM section S8 when RAM section is off
			Off	0	Off
_			On	1	On
Z	RW	S9RETENTION	011		Keep retention on RAM section S9 when RAM section is off
			Off	0	Off
a	RW	S10RETENTION	On	1	On Keep retention on RAM section S10 when RAM section is off
a	NVV	STORETENTION	Off	0	Off
			On	1	On
b	RW	S11RETENTION	5	-	Keep retention on RAM section S11 when RAM section is off
			Off	0	Off
			On	1	On
С	RW	S12RETENTION			Keep retention on RAM section S12 when RAM section is off
			Off	0	Off
			On	1	On
d	RW	S13RETENTION			Keep retention on RAM section S13 when RAM section is off
			Off	0	Off
			On	1	On
е	RW	S14RETENTION			Keep retention on RAM section S14 when RAM section is off
			Off	0	Off
			On	1	On
f	RW	S15RETENTION			Keep retention on RAM section S15 when RAM section is off
			Off	0	Off
			On	1	On





5.3.7.40 RAM[6].POWERSET

Address offset: 0x964

RAM6 power control set register

When read, this register will return the value of the POWER register.

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
Α	W	SOPOWER	On	1	Keep RAM section S0 of RAM6 on or off in System ON mode On
В	W	S1POWER	On	1	Keep RAM section S1 of RAM6 on or off in System ON mode On
С	W	S2POWER	On	1	Keep RAM section S2 of RAM6 on or off in System ON mode On
D	W	S3POWER	On	1	Keep RAM section S3 of RAM6 on or off in System ON mode On
E	W	S4POWER	On	1	Keep RAM section S4 of RAM6 on or off in System ON mode On
F	W	S5POWER	On	1	Keep RAM section S5 of RAM6 on or off in System ON mode On
G	W	S6POWER	On	1	Keep RAM section S6 of RAM6 on or off in System ON mode On
Н	W	S7POWER	On	1	Keep RAM section S7 of RAM6 on or off in System ON mode On
I	W	S8POWER	On	1	Keep RAM section S8 of RAM6 on or off in System ON mode On
J	W	S9POWER			Keep RAM section S9 of RAM6 on or off in System ON mode
K	W	S10POWER	On	1	On Keep RAM section S10 of RAM6 on or off in System ON mode
L	W	S11POWER	On	1	On Keep RAM section S11 of RAM6 on or off in System ON mode
M	W	S12POWER	On	1	On Keep RAM section S12 of RAM6 on or off in System ON mode
N	W	S13POWER	On	1	On Keep RAM section S13 of RAM6 on or off in System ON mode
0	W	S14POWER	On	1	On Keep RAM section S14 of RAM6 on or off in System ON mode
P	W	S15POWER	On	1	On Keep RAM section S15 of RAM6 on or off in System ON mode
Q	w	SORETENTION	On	1	On Keep retention on RAM section SO when RAM section is switched off
R	W	S1RETENTION	On	1	On Keep retention on RAM section S1 when RAM section is switched off
S	w	S2RETENTION	On	1	On Keep retention on RAM section S2 when RAM section is switched off
Т	W	S3RETENTION	On	1	On Keep retention on RAM section S3 when RAM section is switched off
U	w	S4RETENTION	On	1	On Keep retention on RAM section S4 when RAM section is switched off
V	W	S5RETENTION	On	1	On Keep retention on RAM section S5 when RAM section is switched off



Bit nu	ımber			31	30	29	28	27 2	26 2	25 24	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1)
ID				f	е	d	С	b	а	Z Y	′ >	(W	٧	U	Т	S	R	Q	Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	C I	В	٨
Reset	0x000	OFFFF		0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1	Ĺ
ID																																		
			On	1							С)n																						Ī
W	W	S6RETENTION									K	еер	rete	enti	on (on I	RAN	∕l se	cti	on :	۶6 v	whe	en F	RAN	∕l se	ecti	on	is s	wito	he	d off			
			On	1							С)n																						
X	W	S7RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	cti	on :	۶7 v	whe	en F	RAN	∕l se	ecti	on	is s	wito	he	d off			
			On	1							С)n																						
Υ	W	S8RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	cti	on :	S8 1	whe	en F	RAN	∕l se	ecti	on	is s	wito	he	d off			
			On	1							С	n																						
Z	W	S9RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	cti	on :	۶9 v	whe	en F	RAN	∕l se	ecti	on	is s	wito	he	d off			
			On	1							С)n																						
а	W	S10RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	cti	on!	S10) wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1							_)n																						
b	W	S11RETENTION										еер	rete	enti	on (on f	RAN	∕l se	cti	on :	S11	. wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1)n																						
С	W	S12RETENTION										еер	rete	enti	on (on f	RAN	∕l se	cti	on!	S12	wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1								n																						
d	W	S13RETENTION										eep	rete	enti	on (on f	RAN	∕l se	cti	on :	S13	wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1)n																						
е	W	S14RETENTION	_									еер	rete	enti	on (on f	RAN	/I se	cti	on :	514	wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1								n																						
f	W	S15RETENTION	_									еер	rete	enti	on (on f	RAN	∕l se	ecti	on :	S15	wh	nen	RA	M:	sec	tior	ı is	swi	tch	ed o	ff		
			On	1							С)n																						

5.3.7.41 RAM[6].POWERCLR

Address offset: 0x968

RAM6 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	mber			31	30 2	29 :	28 2	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID				f	e	d	С	b	а	Z	Υ	Χ	W	′ V	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	4
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	L
ID																																			
Α	W	SOPOWER										Ke	ер	RA	M s	ect	ion	SO	of F	RAN	16	on d	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
В	W	S1POWER										Ke	ер	RA	M s	ect	ion	S1	of F	RAN	16	on o	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
С	W	S2POWER										Ke	ер	RA	M s	ect	ion	S2	of F	RAN	16	on o	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
D	W	S3POWER										Ke	ер	RA	M s	ect	ion	S3	of F	RAN	16	on d	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
E	W	S4POWER										Ke	ер	RA	M s	ect	ion	S4	of F	RAN	16	on d	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
F	W	S5POWER											Ċ	RA	M s	ect	ion	S5	of F	RAN	16	on o	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of	f																						
G	W	S6POWER											•	RA	M s	ect	ion	S6	of F	RAN	16	on o	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of																							
Н	W	S7POWER											Ċ	RA	M s	ect	ion	S7	of F	RAN	16	on o	or c	off i	n S	yste	m (NC	mo	de					
			Off	1								Of																							
I	W	S8POWER										Ke	ер	RA	M s	ect	ion	S8	of F	RAN	16	on d	or c	off i	n S	yste	m (NC	mo	de					



Bit nu	mber			31 3	30 29	28	27	26 2	25 :	24 2	3 2	22 2	21 2	20	19	18	8	17	16	15	14	13	12	11	10) 9	8	7	, (5 .5	, 4	. 3	3 7	2 1	. 0
ID					e d																														
	0x000	OFFFF			0 0																														
ID		Field	Value ID	Valu								crip			_			_	i	_	_	_	_	_	Ī	_	Ī	_							
	.,,		Off	1							Off																								
J	W	S9POWER								K	iee _l	p R	AM	l se	ecti	ion	n S	9 c	of R	AN	16 c	n (or o	off	n S	yst	em	٥N	l m	ode	<u> </u>				
			Off	1						О	Off																								
K	W	S10POWER								K	ee	p R	AM	l se	ect	ion	n S	10	of	RA	M6	or	or	of	in	Sys	ten	1 O	Nı	noc	le				
			Off	1						С	Off																								
L	W	S11POWER								K	ee	p R	AM	l se	ecti	ion	n S	11	of	RA	M6	on	or	of	in	Sys	ten	10	Nı	noc	le				
			Off	1						С	Off																								
М	W	S12POWER								K	ee	p R	AM	l se	ecti	ion	n S	12	of	RA	M6	on	or	of	in	Sys	ten	10	Nı	noc	le				
			Off	1							Off																								
N	W	S13POWER										p R	AM	l se	ecti	ion	n S	13	of	RA	M6	on	or	of	in	Sys	ten	10	Nı	noc	le				
0	W	S14POWER	Off	1							Off	- D	A B 4	۱				11	o f	D A	10					C	+	. 0	NI.		اما				
U	VV	314POWER	Off	1							ee _l Off	p R	AIVI	1 56	ecu	ЮП	13	14	OI	KA	VIO	OI	OI	OI	ın.	3ys	ten	10	IN I	1100	ie				
Р	W	S15POWER	Oli	_								p R/	ΔM	l se	ecti	ion	า ร	15	of	RAI	M6	or	or	of	in	Svs	ten	n Ω	N i	nor	le				
			Off	1)ff															-,-									
Q	W	SORETENTION								K	ee	p re	eter	nti	on	on	n R	RΑN	Λse	ecti	on	S0	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1						С	Off																								
R	W	S1RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	∕l se	ecti	on	S1	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1						С	Off																								
S	W	S2RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	Λse	ecti	on	S2	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1							Off																								
Т	W	S3RETENTION										p re	eter	nti	on	on	n R	AA	Λse	ecti	on	S3	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
	14/	CARETENTION	Off	1							Off			.+:					1			C 4	طب		DA						+ o b	~ d	- ff		
U	W	S4RETENTION	Off	1							ee _l Off	p re	eter	ILI	OII	OH	ıĸ	AIV	/I St	cu	OH	34	WII	en	KA	IVI S	eci	101	1 15	SWI	tcn	eu	OII		
٧	W	S5RETENTION	Oli	_								p re	eter	nti	on	on	n R	:AN	Λse	ecti	on	S5	wh	en	RAI	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1							off																								
W	W	S6RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	Λse	ecti	on	S6	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1						С	Off																								
Χ	W	S7RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	∕l se	ecti	on	S7	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1						С	Off																								
Υ	W	S8RETENTION										p re	eter	nti	on	on	n R	RAN	∕l se	ecti	on	S8	wh	en	RA	M s	ect	ior	ı is	swi	tch	ed	off		
			Off	1							Off																								
Z	W	S9RETENTION	0#									p re	eter	nti	on	on	n R	RAN	/I Se	ecti	on	59	wh	en	RA	M s	ect	ior	ı is	SWİ	tch	ed	off		
a	W	S10RETENTION	Off	1)ff	p re	ter	nt;	on	on	, D	ΔΛ	1	oc+i	on	Ç14) 14 <i>1</i>	he	n P	\ N A	50	-tic	ne i	c 614	/i+c	her	l of	f	
u	٧v	STOWELFIALION	Off	1							ee _l Off	ν I C		ıtı	UII	UII	'n	·/11V	, st	JULI	υΠ	J 11	. vv	116	111/	τινί	اعد		/II I	J 3V	vill		. UI	•	
b	W	S11RETENTION	-	_								p re	eter	nti	on	on	n R	RAN	Λse	ecti	on	S1 :	1 w	he	n R	٩M	se	ctic	n i	s sv	vitc	hec	d of	f	
			Off	1						О)ff																								
С	W	S12RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	∕l se	ecti	on	S1:	2 w	he	n R	٩M	se	ctic	n i	s sv	vitc	hec	d of	f	
			Off	1						С	Off																								
d	W	S13RETENTION								K	ee	p re	eter	nti	on	on	n R	RAN	∕l se	ecti	on	S1 :	3 w	he	n RA	٩M	se	ctic	n i	s sv	vitc	hec	d of	f	
			Off	1						C	Off																								
е	W	S14RETENTION										p re	eter	nti	on	on	n R	AN	Λse	ecti	on	S1	4 w	he	n RA	٩M	se	ctic	n i	s sv	vitc	hec	d of	f	
£	147	C1EDETENTION	Off	1							off			٠.,		_			4			C 4 .		h			_				.;.	h -		£	
f	W	S15RETENTION	Off	1							ee _l Off	p re	ter	ıtı	on	on	ıK	ΑN	/I Se	ecti	on	51	o W	ne	ı K	٩IVI	se	LTIC	n I	s sv	VITC	nec	ı Oİ	ſ	
			Oli	1						U	/11																								

5.3.7.42 RAM[7].POWER

Address offset: 0x970



RAM7 power control register

Bit nu	ımber			3	1 30	29	28	27 2	26 2	25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f	е	d	С	b	a :	ΖY	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0	0	0	0	0	0	0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 &$
ID											Description
Α	RW	SOPOWER									Keep RAM section S0 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in SORETENTION. All RAM sections will be off in System OFF mode.
			Off	0							Off
			On	1							On
В	RW	S1POWER	Off	0							Keep RAM section S1 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S1RETENTION. All RAM sections will be off in System OFF mode. Off
_	D\A/	C2DOWED	On	1							On Voor PAM section 52 on or off in System ON mode
С	RW	S2POWER	011								Keep RAM section S2 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S2RETENTION. All RAM sections will be off in System OFF mode.
			Off On	0							Off On
D	RW	S3POWER	Off On	0							Keep RAM section S3 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in S3RETENTION. All RAM sections will be off in System OFF mode. Off On
E	RW	S4POWER									Keep RAM section S4 on or off in System ON mode.
			Off On	0							RAM sections are always retained when on, but can also be retained when off depending on the settings in S4RETENTION. All RAM sections will be off in System OFF mode. Off On
F	RW	S5POWER									Keep RAM section S5 on or off in System ON mode.
			Off	0							RAM sections are always retained when on, but can also be retained when off depending on the settings in S5RETENTION. All RAM sections will be off in System OFF mode. Off
			On	1							On
G	RW	S6POWER	Off On	0							Keep RAM section S6 on or off in System ON mode. RAM sections are always retained when on, but can also be retained when off depending on the settings in SGRETENTION. All RAM sections will be off in System OFF mode. Off On






Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x0000F	FFF		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W F	ield	Value ID	Value	Description
Н	RW S	57POWER			Keep RAM section S7 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S7RETENTION. All RAM sections will be off
			0#	0	in System OFF mode.
			Off On	0	Off On
ı	RW S	S8POWER	Oli	1	Keep RAM section S8 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S8RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
J	RW S	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
K	RW S	510POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
			On	1	On
L	RW S	511POWER			Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
М	RW S	512POWER	On	1	On Keep RAM section S12 on or off in System ON mode.
141	itw 5	JIZI OWEN			
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			On	1	On
N	RW S	313POWER			Keep RAM section S13 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S13RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
0	RW S	14POWER			Keep RAM section S14 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S14RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit nu	ımber			31 30 29	28 27	26 25	24 2	3 2	2 21 2	20 :	19 1	.8 1	17 1	6 1	.5 1	4 1	3 12	2 13	l 10	9	8	7	6	5	4	3	2	1 0
ID				f e d	c b	a Z	Υ >	< W	V V I	U	T S	S	R C	 Q	P C) N	l N	l L	K	J	1	Н	G	F	E	D	C	ВА
	t 0x000	OFFFF			0 0																							
ID		Field		Value					ription									Ī	i	Ī	i	Ī	Ī	Ī	Ī			
Р	RW	S15POWER					K R	eep	RAM I section	l se	are	al	way	s re	etair	ned	wh	en	on,	but	car	als						
			0"	•			ir	ı Sy	stem (ŭ													
			Off	0)ff																				
_	D)A/	CODETENTION	On	1)n				- 0	^ ^ ^			- 61	S I		D 4 8	4 -				r				
Q	RW	SORETENTION	Off	0				eep)ff	reter	ntio	in or	nĸ	AIVI	se	tioi	1 50) Wr	ien	KAI	VI S	ecti	on	S OT	T				
			On	1)n																				
R	RW	S1RETENTION	0.11	*					reter	ntio	n or	n R	AM	se	tio	n S1	l wł	nen	RAI	VI s	ecti	on i	is of	f				
		51112121111011	Off	0)ff	, , , , ,		0.			50.						•••				•				
			On	1)n																				
S	RW	S2RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n S2	2 wł	ien	RAI	VI s	ecti	on i	is of	f				
			Off	0			0	off																				
			On	1			0)n																				
T	RW	S3RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n Sã	3 wh	ien	RAI	VI s	ecti	on i	is of	f				
			Off	0			0	ff																				
			On	1			0)n																				
U	RW	S4RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n S4	1 wh	ien	RAI	VI s	ecti	on	is of	f				
			Off	0			0	ff																				
			On	1			0)n																				
V	RW	SSRETENTION							reter	ntio	n or	n R	AM	se	ctio	n S5	5 wh	ien	RAI	VI S	ecti	on i	is of	f				
			Off	0)ff																				
			On	1)n																				
W	RW	S6RETENTION	211	_					reter	ntio	n or	n R	AM	se	ctio	1 S6	5 wh	ien	RAI	VI S	ecti	on	is of	f				
			Off	0)ff																				
Х	RW	S7RETENTION	On	1				n oon	reter	ntio	n or	n D	Λ Λ Λ	501	rtio	۰ C-	7 24/	on	DAI	M C	octi	nn i	is of	f				
^	NVV	3/KETENTION	Off	0				eep)ff	reter	IILIO	111 01	II N	AIVI	361	LIOI	13	VVI	ien	NAI	VI 5	ecu	ווכ	15 01					
			On	1)n																				
Υ	RW	S8RETENTION	0.11	-					reter	ntio	n or	n R	AM	se	tio	n S8	3 wł	ien	RAI	VI s	ecti	on i	is of	f				
			Off	0)ff																-				
			On	1)n																				
Z	RW	S9RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n SS) wh	ien	RAI	VI S	ecti	on i	is of	f				
			Off	0			0	off																				
			On	1			0)n																				
а	RW	S10RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n S:	LO w	he	n RA	M	sec	ior	is c	off				
			Off	0			0	ff																				
			On	1			0)n																				
b	RW	S11RETENTION					K	eep	reter	ntio	n or	n R	AM	se	ctio	n S1	l1 w	he	n RA	M	sec	ior	is c	off				
			Off	0			0	ff																				
			On	1			0)n																				
С	RW	S12RETENTION							reter	ntio	n or	n R	AM	se	ctio	n S1	L2 w	he	n RA	M	sec	ior	is c	off				
			Off	0				ff																				
		0400=	On	1)n																				
d	RW	S13RETENTION	0#	0					reter	ntio	n or	n R	AM	se	ctio	n S1	L3 w	he	n RA	M	sect	ior	is c	off				
			Off	0)ff																				
0	D\A/	C1/DETENITION	On	1				n oon	roto=	ntic	n 0-	n D	Λ N Δ		-tio		14 11	ho	n P	111		ior	ic	off.				
е	RW	S14RETENTION	Off	0				eep)ff	reter	11(10	ııı or	пK	AIVÍ	se	.ti01	1 51	L4 W	пe	ıı KA	αVI	sec	ior	ı 15 (JIΤ				





Bit nu	mber			31	30	29	28	27	26	25 :	24 :	23	22 2	21 2	20 1	19 1	18 1	L7 :	16 :	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	V	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	ΕI	D C	В	Α
Reset	0x0000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1
ID												Des																						
			On	1							(On																						
f	RW	S15RETENTION									- 1	Kee	p re	eter	ntio	n o	n R	ΑN	1 se	cti	on !	S15	w	nen	RA	M:	sec	tion	is	off				
			Off	0							(Off																						
			On	1							(On																						

5.3.7.43 RAM[7].POWERSET

Address offset: 0x974

RAM7 power control set register

When read, this register will return the value of the POWER register.

Bit no	umber			31	30 2	29 2	8 27	26	25	24	- 23	2	2 2	21 2	20	19 :	18	17	16	15	14	13	3 12	2 1:	1 10	9	8	7	6	5	4	3	2	1 0
ID				f	е	d d	c b	а	Z	Υ	Х	٧	۷١	V	U	Т	S	R	Q	Р	0	Ν	I N	l L	K	J	1	Н	G	F	Е	D	С	ВА
Rese	t 0x000	OFFFF		0	0	0 (0 0	0	0	0	0	C) (0	0	0	0	0	0	1	1	1	. 1	1	1	1	1	1	1	1	1	1	1	1 1
ID																																		
Α	W	SOPOWER									Ke	ер	R	AM	se	ctic	n S	SO	of F	RAN	/ 17	on	or (off	in S	yste	m (NC	mo	de				
			On	1							Or	n																						
В	W	S1POWER									Ke	ер	R	AM	se	ctic	n S	S1	of F	RAN	M 7	on	or (off	in S	yste	m (NC	mo	de				
			On	1							Or	1																						
С	W	S2POWER									Ke	ер	R	AM	se	ctic	n S	S2	of F	RAN	M 7	on	or (off	in S	yste	m (NC	mo	de				
			On	1							Or	1																						
D	W	S3POWER									Ke	ер	R/	AM	se	ctic	n S	S3	of F	RAN	V 17	on	or (off	in S	yste	m (NC	mo	de				
_			On	1							Or																							
E	W	S4POWER											R	AM	se	ctic	n S	S4	of F	RAN	M 7	on	or	off	in S	yste	m (NC	mo	de				
-		CEROWER	On	1							Or		_					. -						···				241						
F	W	S5POWER	On	1							Ke Or	Ċ) K/	AIVI	se	CTIC	n:	55	OT F	KAI	VI /	on	or	OTT	in S	yste	em (JIV	mo	ae				
G	W	S6POWER	Oli	1									D.	Λ N Λ		ctic	n (\$6	of E) A N	47	on	or	off	in S	ucto	ım (ואר	ma	do				
G	vv	SOFOWER	On	1							Or		, 11,	MIVI	30	CLIC	,,,,	30	01 1	VAI	VI,	OII	01 (JII	111 3	yste		JIN	1110	ue				
Н	W	S7POWER	0.11	_									R	AM	se	ctic	n :	S7 :	of F	RAN	V 17	on	or (off	in S	vste	m (NC	mo	de				
			On	1							Or	Ċ														,								
ı	W	S8POWER											R	AM	se	ctic	n s	S8	of F	RAN	V 17	on	or (off	in S	yste	m (ON	mo	de				
			On	1							Or	1																						
J	W	S9POWER									Ke	ер	R	AM	se	ctic	n S	S9	of F	RAN	/ 17	on	or (off	in S	yste	m (NC	mo	de				
			On	1							Or	า																						
K	W	S10POWER									Ke	ер	R	AM	se	ctic	n S	S10	of	R/	M	7 o	n or	of	fin	Syst	tem	01	۱m	ode				
			On	1							Or	n																						
L	W	S11POWER									Ke	ер	R	AM	se	ctic	n S	S11	L of	R/	M	7 o	n or	of	fin	Syst	tem	01	l m	ode	!			
			On	1							Or	1																						
М	W	S12POWER									Ke	ер	R	AM	se	ctic	n S	S12	2 of	R/	M	7 O	n or	of	fin	Syst	em	ON	l m	ode	!			
			On	1							Or	1																						
N	W	S13POWER										Ċ	R	AM	se	ctic	n S	S13	3 of	R.A	M	7 O	n or	of	fin	Syst	tem	O١	l m	ode	!			
			On	1							Or														_									
0	W	S14POWER) R	AM	se	ctic	n S	514	l of	R.A	M	7 0	n or	of	fin	Syst	tem	ON	l m	ode	!			
	\A/	C1EDOWED	On	1							Or		. D	A N 4		ati-		C1 F	۰ ۵۲	D 4		7 ~			f :	Curs		0.	l mr	a al -				
Р	W	S15POWER	On	1								Ċ	K	AIVI	se	ctic	n :	215	o of	K/	AIVI	0	10 11	of	fin	oys1	lem	UN	ı m	ode				
Q	W	SORETENTION	Oli	1							Or		ro	ter	ntic	n o	n I	2 / 1	Mc	or+	ion	cr	ارم (nen	RAI	Mr	orti	on	ic c	A/i+	ho	1 04	f	
ų	vV	SOMETEINTION	On	1							Or	•	re	ıer	illC	711 C	/11 h	NΑΙ	vi S	ect	ווטו.	اد	, wr	ien	NΑ	IVI S	euil	UΠ	15 5	vV1L(ne(J ()	1	
			OII	1							UI																							





Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f edcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
R	W	S1RETENTION			Keep retention on RAM section S1 when RAM section is switched off
			On	1	On
S	W	S2RETENTION	_		Keep retention on RAM section S2 when RAM section is switched off
-	147	CORFTENITION	On	1	On
T	W	S3RETENTION	On	1	Keep retention on RAM section S3 when RAM section is switched off On
U	W	S4RETENTION	OII	1	Keep retention on RAM section S4 when RAM section is switched off
		3	On	1	On
V	W	S5RETENTION			Keep retention on RAM section S5 when RAM section is switched off
			On	1	On
W	W	S6RETENTION			Keep retention on RAM section S6 when RAM section is switched off
			On	1	On
Х	W	S7RETENTION			Keep retention on RAM section S7 when RAM section is switched off
			On	1	On
Υ	W	S8RETENTION			Keep retention on RAM section S8 when RAM section is switched off
-	147	CORFTENITION	On	1	On
Z	W	S9RETENTION	On	1	Keep retention on RAM section S9 when RAM section is switched off On
a	W	S10RETENTION	Oli	1	Keep retention on RAM section S10 when RAM section is switched off
_		510112121111011	On	1	On
b	W	S11RETENTION			Keep retention on RAM section S11 when RAM section is switched off
			On	1	On
С	W	S12RETENTION			Keep retention on RAM section S12 when RAM section is switched off
			On	1	On
d	W	S13RETENTION			Keep retention on RAM section S13 when RAM section is switched off
			On	1	On
e	W	S14RETENTION			Keep retention on RAM section S14 when RAM section is switched off
,			On	1	On State of the Control of the Contr
t	W	S15RETENTION	0	4	Keep retention on RAM section S15 when RAM section is switched off
			On	1	On


5.3.7.44 RAM[7].POWERCLR

Address offset: 0x978

RAM7 power control clear register

When read, this register will return the value of the POWER register.

Bit nu	ımber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	16 1	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D (C E	ВА
Reset	0x000	OFFFF		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1 1	L :	1 1
ID																																		
Α	W	SOPOWER										Ke	ер Г	RAN	1 se	ectio	on S	О о	f R/	١M	7 o	n o	r of	ff ir	Sy:	ste	m C	N ı	noc	de				
			Off	1								Of	f																					
В	W	S1POWER										Ke	ep F	RAN	∕l se	ectio	on S	1 o	f RA	M	7 o	n o	r of	ff ir	Sy:	ste	m C	N ı	noc	de				
			Off	1								Of	f																					
С	W	S2POWER										Ke	ep F	RAN	∕l se	ectio	on S	2 o	f RA	MA	7 о	n o	r of	ff ir	Sy	ste	m C	N ı	noc	de				
			Off	1								Of	f																					
D	W	S3POWER										Ke	ep F	RAN	1 se	ectio	on S	3 0	f R/	M	7 o	n o	r of	ff ir	Sy	ste	m C	N ı	noc	de				
			Off	1								Of	f																					





Bit nu	ımber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fed c b a Z	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1
ID					
E	W	S4POWER	Off	1	Keep RAM section S4 of RAM7 on or off in System ON mode Off
F	W	S5POWER	Off	1	Keep RAM section S5 of RAM7 on or off in System ON mode Off
G	W	S6POWER	Off	1	Keep RAM section S6 of RAM7 on or off in System ON mode Off
Н	W	S7POWER	Off	1	Keep RAM section S7 of RAM7 on or off in System ON mode Off
I	W	S8POWER	Off	1	Keep RAM section S8 of RAM7 on or off in System ON mode Off
J	W	S9POWER	Off	1	Keep RAM section S9 of RAM7 on or off in System ON mode Off
К	W	S10POWER	Off	1	Keep RAM section S10 of RAM7 on or off in System ON mode Off
L	W	S11POWER	Off	1	Keep RAM section S11 of RAM7 on or off in System ON mode Off
M	W	S12POWER	Off	1	Keep RAM section S12 of RAM7 on or off in System ON mode Off
N	W	S13POWER	Off	1	Keep RAM section S13 of RAM7 on or off in System ON mode Off
0	W	S14POWER	Off	1	Keep RAM section S14 of RAM7 on or off in System ON mode Off
Р	W	S15POWER	Off	1	Keep RAM section S15 of RAM7 on or off in System ON mode Off
Q	W	SORETENTION	Off	1	Keep retention on RAM section SO when RAM section is switched off Off
R	W	S1RETENTION	Off	1	Keep retention on RAM section S1 when RAM section is switched off Off
S	W	S2RETENTION	Off	1	Keep retention on RAM section S2 when RAM section is switched off Off
Т	W	S3RETENTION	Off	1	Keep retention on RAM section S3 when RAM section is switched off Off
U	W	S4RETENTION	Off	1	Keep retention on RAM section S4 when RAM section is switched off Off
V	W	SSRETENTION	Off	1	Keep retention on RAM section S5 when RAM section is switched off Off
W	W	S6RETENTION	Off	1	Keep retention on RAM section S6 when RAM section is switched off Off
Х	W	S7RETENTION	Off	1	Keep retention on RAM section S7 when RAM section is switched off Off
Υ	W	S8RETENTION	Off	1	Keep retention on RAM section S8 when RAM section is switched off Off
Z	W	S9RETENTION	Off	1	Keep retention on RAM section S9 when RAM section is switched off Off
а	W	S10RETENTION	Off	1	Keep retention on RAM section S10 when RAM section is switched off
b	W	S11RETENTION	Off	1	Keep retention on RAM section S11 when RAM section is switched off Off
С	W	S12RETENTION	Off	1	Keep retention on RAM section S12 when RAM section is switched off Off





Bit nu	mber			31	30	29 2	28 :	27 2	26 2	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z١	ΥX	(W	/ V	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																		
d	W	S13RETENTION									K	eep	rete	enti	on	on f	RAN	∕l s∈	cti	on:	S13	wh	nen	RA	M s	sect	tion	is	swi	tch	ed o	off		
			Off	1							0	ff																						
e	W	S14RETENTION									K	еер	rete	enti	on	on f	RAN	∕l s∈	cti	on	S14	wh	ien	RA	Ms	sect	tion	is	swi	tch	ed o	off		
			Off	1							0	ff																						
f	W	S15RETENTION									K	eep	rete	enti	on	on f	RAN	√l se	cti	on:	S15	wh	nen	RA	M s	sect	tion	is	swi	tch	ed o	off		
			Off	1							0	ff																						

5.3.7.45 RAM[8].POWER

Address offset: 0x980

RAM8 power control register

Rit n	ımber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 4
	imber				
ID				fedcbaZYXWVUTSRQPONMLKJIHGFEDC	
	0x000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 :
ID		Field	Value ID	Value Description	
Α	RW	SOPOWER		Keep RAM section S0 on or off in System ON mode.	
				RAM sections are always retained when on, but can also be retained v	when
				off depending on the settings in SORETENTION. All RAM sections will be	oe off
				in System OFF mode.	
			Off	0 Off	
			On	1 On	
В	RW	S1POWER		Keep RAM section S1 on or off in System ON mode.	
				RAM sections are always retained when on, but can also be retained w	when
				off depending on the settings in S1RETENTION. All RAM sections will be	oe off
				in System OFF mode.	
			Off	0 Off	
			On	1 On	
С	RW	S2POWER		Keep RAM section S2 on or off in System ON mode.	
				RAM sections are always retained when on, but can also be retained w	when
				off depending on the settings in S2RETENTION. All RAM sections will be	oe off
				in System OFF mode.	
			Off	0 Off	
			On	1 On	
D	RW	S3POWER		Keep RAM section S3 on or off in System ON mode.	
				RAM sections are always retained when on, but can also be retained v	when
				off depending on the settings in S3RETENTION. All RAM sections will be	oe off
				in System OFF mode.	
			Off	0 Off	
			On	1 On	
E	RW	S4POWER		Keep RAM section S4 on or off in System ON mode.	
				RAM sections are always retained when on, but can also be retained v	when
				off depending on the settings in S4RETENTION. All RAM sections will be	oe off
				in System OFF mode.	
			Off	0 Off	
			On	1 On	





Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	OFFFF		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
F	RW	S5POWER			Keep RAM section S5 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in SSRETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
_			On	1	On
G	RW	S6POWER			Keep RAM section S6 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when off depending on the settings in S6RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
Н	RW	S7POWER			Keep RAM section S7 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S7RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On
I	RW	S8POWER			Keep RAM section S8 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S8RETENTION. All RAM sections will be off $$
					in System OFF mode.
			Off	0	Off
			On	1	On
J	RW	S9POWER			Keep RAM section S9 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S9RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
V	D\A/	S10DOWED	On	1	On Keen DAM section S10 on or off in System ON mode
K	RW	S10POWER			Keep RAM section S10 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S10RETENTION. All RAM sections will be off
			Off	0	in System OFF mode. Off
			Off On	0	On
L	RW	S11POWER	JII	-	Keep RAM section S11 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S11RETENTION. All RAM sections will be off in System OFF mode.
			Off	0	Off
			On	1	On
М	RW	S12POWER			Keep RAM section S12 on or off in System ON mode.
					RAM sections are always retained when on, but can also be retained when
					off depending on the settings in S12RETENTION. All RAM sections will be off
					in System OFF mode.
			Off	0	Off
			On	1	On



Bit n	umber			31 3	30 29	28 27	7 26	5 25	24	23 2	22 2:	1 20	0 1	.9 1	8	17	16	15	5 14	1	3 12	1:	1 10) 9) {	3 7	E	5	4	3	2	1	0
ID				f	e d	c b	а	Z	Υ	ΧV	W V	/ U	, .	Т 9	S	R	Q	Р	0	Ν	М	L	K	J		Н	C	F	E	D	С	В	Α
Rese	t 0x000	OFFFF		0	0 0	0 0	0	0	0	0	0 0	0 0) (0 (0	0	0	1	1	1	1	1	1	1	. 1	1	1	. 1	1	1	1	1	1
ID																																	
N	RW	S13POWER								RAN off o	p RA A sed depe	ctio endi	ns ing	are on	e al	lwa ne s	ıys	re	ain	ed	whe	en	on,	bu	t ca	an a							
			Off	0						Off																							
			On	1						On																							
0	RW	S14POWER								RAN off c	p RA /I sed depe yster	ctio endi	ns ing	are on	e al	lwa ne s	ıysı	re	ain	ed	whe	en	on,	bu	t ca	an a							
			Off	0						Off																							
_			On	1						On											_												
P	RW	S15POWER	Off	0						RAN off c	p RA // sed depe	ctio endi	ns ing	are on	e al	lwa ne s	ıysı	re	ain	ed	whe	en	on,	bu	t ca	an a							
			On	1						On																							
Q	RW	SORETENTION									p ret	tent	tio	n or	n R	RAN	∕l se	ect	ion	SC	wh	en	RA	M s	sec	tion	is	off					
			Off	0						Off																							
	D)A/	C4DETENTION	On	1						On							4			C1			В.					- cc					
R	RW	S1RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	nн	KAN	/I Se	ec	ion	51	wn	ien	KA	IVI S	sec	tion	IS	оп					
			On	1						On																							
S	RW	S2RETENTION									p ret	tent	tio	n or	n R	RAN	Λse	ect	ion	S2	wh	en	RA	M s	sec	tion	is	off					
			Off	0						Off																							
_	D\A/	CORTENTION	On	1						On	n rot	tont	ti o		. r		1.0			ca			DΛ	N // /		tion	:-	-tt					
Т	RW	S3RETENTION	Off	0						Off	p ret	tent	tio	n or	n H	KAN	/I S	ec	ion	53	wn	ien	KA	IVI S	sec	tion	IS	ОΠ					
			On	1						On																							
U	RW	S4RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	n F	RAN	Λse	ect	ion	S4	wh	en	RA	M s	sec	tion	is	off					
			On	1						On																							
V	RW	SSRETENTION	Off On	0						Kee _l Off On	p ret	tent	tio	n or	n F	RAN	Λse	ect	ion	S5	wh	ien	RA	M s	sec	tion	is	off					
W	RW	S6RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	n F	RAN	∕l se	ect	ion	se	wh	en	RA	M s	sec	tion	is	off					
			On	1						On																							
X	RW	S7RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	n R	RAN	∕l se	ect	ion	S7	wh	en	RA	M s	sec	tion	is	off					
			On	1						On																							
Υ	RW	S8RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	n F	RAN	Λse	ect	ion	S8	wh	en	RA	M s	sec	tion	is	off					
			On	1						On																							
Z	RW	S9RETENTION	Off	0						Kee _l Off	p ret	tent	tio	n or	n F	RAN	Λse	ect	ion	SS	wh	en	RA	M s	sec	tion	is	off					
			On	1						On																							
а	RW	S10RETENTION								Kee	p ret	tent	tio	n or	n R	RAN	Λse	ect	ion	S1	0 w	he	n R	ΔM	l se	ctio	n i	of	f				



Bit nu	mber			31	30	29 2	28 2	27 2	26 2	25 2	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	ŝ	5 4	1 3	2	1	0
ID				f	е	d	С	b	а	Z١	′)	(W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	Ī	Н	3	F E	. C	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	L	1 1	1	1	1	1
			Off	0							C	ff																					
			On	1							C)n																					
b	RW	S11RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	511	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
С	RW	S12RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	512	wł	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
d	RW	S13RETENTION									K	eep	rete	enti	on (on I	RAN	∕l se	ctio	on S	513	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
e	RW	S14RETENTION									K	eep	rete	enti	on (on I	RAN	∕l se	ctio	on S	514	wh	ien	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					
f	RW	S15RETENTION									K	еер	rete	enti	on (on f	RAN	∕l se	ctio	on S	515	wh	nen	RA	M s	ect	ion i	s o	ff				
			Off	0							C	ff																					
			On	1							C)n																					

5.3.7.46 RAM[8].POWERSET

Address offset: 0x984

RAM8 power control set register

When read, this register will return the value of the POWER register.

ID							20	23	24 .	23	22	21	20	13	10	1/	10	13	17	13			10	,	Ü	1	U	_		,		-
ID			f	e c	d c	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	E [) (В	Α
Reset 0x0000F	FFF		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1 1	1	1	1
ID R/W F										Des																						
A W S	SOPOWER								-	Kee	ep I	RAN	VI s	ecti	on	S0 (of R	ΑV	18 o	n o	r of	ff in	ı Sy	ster	m C	N r	nod	le				
		On	1						(On																						
B W S	S1POWER								- 1	Kee	ep I	RAN	VI s	ecti	on	S1 (of R	ΑV	18 o	n o	r of	ff in	Sy:	ster	m C	N r	nod	le				
		On	1						(On																						
C W S	S2POWER								ı	Kee	ep I	RAN	VI S	ecti	on	S2 (of R	ΑV	18 o	n o	r of	ff in	ı Sy	ster	m C	N r	nod	le				
		On	1							On																						
D W S	S3POWER									Kee	ep l	RAN	VI S	ecti	on	S3 (of R	ΑV	18 o	n o	r of	ff in	ı Sy	ster	m C	N r	nod	le				
		On	1							On																						
E W S	S4POWER											RAN	VI S	ecti	on	S4 (of R	ΑV	18 o	n o	r of	ff in	ı Sy	ster	m C	N r	nod	le				
		On	1							On																						
F W S	S5POWER	_										RAN	VI S	ecti	on	S5 (of R	AV	18 o	n o	r of	ff in	ı Sy	ster	m C	N r	nod	le				
		On	1							On												٠										
G W S	S6POWER	•										KAN	VI S	ecti	on	56 (ot K	AIV	18 0	n o	r ot	it in	ı Sy:	ster	m C	N r	nod	le				
H W S	S7POWER	On	1							On Vac		D A A	1.0	o o+:		c 7 .	of D	A B /	10 0			re :		.+	C	NI	nod	اما				
n w s		On	1							On		KAN	VI 5	ecu	OII	5/ (אוכ	AIV	10 0	11 0	1 01	11 11	1 3 y:	ster	III C	ו אוי	1100	e				
I W S	S8POWER	OII	1									DAN	1 6	octi	on	c	of D	Λ N /	10 0	n o	r of	ff in	. S.	tor	m C	N r	nod	ما				
1 VV 3		On	1							On		INAIN	vI 5	ecu	UII	00 (אור ע	ΑIV	10 0	110	1 01	1111	ı əy:	stel	111 C	I WI	1100	e				
J W S	S9POWER		_									RΔN	v/ si	ecti	οn	s9 (nf R	Δ Ν/	18 n	n o	r of	ff in	ı Sv	ster	m C	N r	nod	ام				
3 VV 3		On	1							On			•1 3	CCLI	011		J. 11	,		0	. 01		. Jy.	, cci	C							
K W S	S10POWER	3	-									RAN	VI s	ecti	on	S10	of	RAI	M8	on	or o	off i	in S	vste	em	ON	mo	de				



D.,				21 20 20 20 27 22 25	1 22 22 24 20 40 40 47 46 45 4442 42 44 40 6 6 7 7 6 7 6 7 6
Bit nu	mber				1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	0000	05555			X W V U T S R Q P O N M L K J I H G F E D C B A
ID	0x000	Field		Value	0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ID	11/ 11/	rieiu	On	1	On On
L	W	S11POWER	0.11	-	Keep RAM section S11 of RAM8 on or off in System ON mode
			On	1	On
М	W	S12POWER			Keep RAM section S12 of RAM8 on or off in System ON mode
			On	1	On
N	W	S13POWER			Keep RAM section S13 of RAM8 on or off in System ON mode
			On	1	On
0	W	S14POWER			Keep RAM section S14 of RAM8 on or off in System ON mode
			On	1	On
Р	W	S15POWER			Keep RAM section S15 of RAM8 on or off in System ON mode
0	W	SORETENTION	On	1	On Keen retention on DAM section CO when DAM section is switched off
Q	VV	SURETENTION	On	1	Keep retention on RAM section S0 when RAM section is switched off On
R	W	S1RETENTION	Oli	1	Keep retention on RAM section S1 when RAM section is switched off
			On	1	On
S	W	S2RETENTION			Keep retention on RAM section S2 when RAM section is switched off
			On	1	On
Т	W	S3RETENTION			Keep retention on RAM section S3 when RAM section is switched off
			On	1	On
U	W	S4RETENTION			Keep retention on RAM section S4 when RAM section is switched off
			On	1	On
V	W	S5RETENTION	On	1	Keep retention on RAM section S5 when RAM section is switched off On
W	W	S6RETENTION	OII	1	Keep retention on RAM section S6 when RAM section is switched off
	••	55112121111511	On	1	On
Χ	W	S7RETENTION			Keep retention on RAM section S7 when RAM section is switched off
			On	1	On
Υ	W	S8RETENTION			Keep retention on RAM section S8 when RAM section is switched off
			On	1	On
Z	W	S9RETENTION			Keep retention on RAM section S9 when RAM section is switched off
			On	1	On
а	W	S10RETENTION	0.5	1	Keep retention on RAM section S10 when RAM section is switched off
b	W	S11RETENTION	On	1	On Keep retention on RAM section S11 when RAM section is switched off
U	VV	STINLILINITON	On	1	On
С	W	S12RETENTION		-	Keep retention on RAM section S12 when RAM section is switched off
		-	On	1	On
d	W	S13RETENTION			Keep retention on RAM section S13 when RAM section is switched off
			On	1	On
е	W	S14RETENTION			Keep retention on RAM section S14 when RAM section is switched off
			On	1	On
f	W	S15RETENTION			Keep retention on RAM section S15 when RAM section is switched off
			On	1	On

5.3.7.47 RAM[8].POWERCLR

Address offset: 0x988

RAM8 power control clear register

When read, this register will return the value of the POWER register.



Bit nı	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Y X W V U T S R Q P O N M L K J I H G F E D C B A
	t 0x000	05555			0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1
			Value ID		
ID		Field	value ID	Value	Description
A	W	SOPOWER	Off	1	Keep RAM section S0 of RAM8 on or off in System ON mode Off
В	W	S1POWER	Off	1	Keep RAM section S1 of RAM8 on or off in System ON mode Off
С	W	S2POWER	Off	1	Keep RAM section S2 of RAM8 on or off in System ON mode Off
D	W	S3POWER			Keep RAM section S3 of RAM8 on or off in System ON mode
E	W	S4POWER	Off	1	Off Keep RAM section S4 of RAM8 on or off in System ON mode
F	W	S5POWER	Off	1	Off Keep RAM section S5 of RAM8 on or off in System ON mode
G	W	S6POWER	Off	1	Off Keep RAM section S6 of RAM8 on or off in System ON mode
			Off	1	Off
Н	W	S7POWER	Off	1	Keep RAM section S7 of RAM8 on or off in System ON mode Off
1	W	S8POWER	Off	1	Keep RAM section S8 of RAM8 on or off in System ON mode Off
J	W	S9POWER	Off	1	Keep RAM section S9 of RAM8 on or off in System ON mode Off
K	W	S10POWER	Off	1	Keep RAM section S10 of RAM8 on or off in System ON mode Off
L	W	S11POWER	Off	1	Keep RAM section S11 of RAM8 on or off in System ON mode Off
M	W	S12POWER			Keep RAM section S12 of RAM8 on or off in System ON mode
N	W	S13POWER	Off	1	Off Keep RAM section S13 of RAM8 on or off in System ON mode
0	W	S14POWER	Off	1	Off Keep RAM section S14 of RAM8 on or off in System ON mode
_			Off	1	Off
Р	W	S15POWER	Off	1	Keep RAM section S15 of RAM8 on or off in System ON mode Off
Q	W	SORETENTION	Off	1	Keep retention on RAM section SO when RAM section is switched off Off
R	W	S1RETENTION	Off	ī	Keep retention on RAM section S1 when RAM section is switched off Off
S	W	S2RETENTION	Off	1	Keep retention on RAM section S2 when RAM section is switched off Off
Т	W	S3RETENTION	Off	1	Keep retention on RAM section S3 when RAM section is switched off Off
U	W	S4RETENTION			Keep retention on RAM section S4 when RAM section is switched off
V	W	S5RETENTION	Off	1	Off Keep retention on RAM section S5 when RAM section is switched off
W	W	S6RETENTION	Off	1	Off Keep retention on RAM section S6 when RAM section is switched off
V	14/	CODETENTION	Off	1	Off Keen retention on PAM section \$7 when PAM section is switched off
X	W	S7RETENTION	Off	1	Keep retention on RAM section S7 when RAM section is switched off Off
Υ	W	S8RETENTION	Off	1	Keep retention on RAM section S8 when RAM section is switched off Off





Bit nu	ımber			31	30	29	28	3 27	7 26	5 2	5 2	4 2	23 :	22	21	20	19	18	3 1	7 1	6 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	2	Z١	1	Χ	W	٧	U	Т	S	R	C)	Р	0	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	OFFFF		0	0	0	0	0	0	(0 ()	0	0	0	0	0	0	0) C)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID																																					
Z	W	S9RETENTION										ŀ	(ee	p r	ete	nti	on	on	R.A	M	se	ctio	on :	S9	wh	en	RAI	VI s	ecti	on	is s	wit	che	d o	ff		
			Off	1								(Off																								
a	W	S10RETENTION										ŀ	(ee	p r	ete	nti	on	on	R.A	M	se	ctio	on !	S10) wl	ner	n RA	M	sec	tior	ı is	sw	itch	ed	off		
			Off	1								(Off																								
b	W	S11RETENTION										ŀ	(ee	p r	ete	nti	on	on	RA	M	se	ctio	on !	S11	L wl	ner	n RA	M	sec	tior	ı is	sw	itch	ed	off		
			Off	1								(Off																								
С	W	S12RETENTION										ŀ	(ee	p r	ete	nti	on	on	R.A	M	se	ctio	on !	S12	2 wl	ner	n RA	M	sec	tior	ı is	sw	itch	ed	off		
			Off	1								(Off																								
d	W	S13RETENTION										ŀ	(ee	p r	ete	nti	on	on	R.A	M	se	ctio	on !	S13	3 wl	ner	n RA	M	sec	tior	ı is	sw	itch	ed	off		
			Off	1								(Off																								
e	W	S14RETENTION										ŀ	(ee	p r	ete	nti	on	on	R/	M	se	ctio	n!	S14	l w	ner	n RA	M	sec	tior	ı is	SW	itch	ed	off		
			Off	1								(Off																								
f	W	S15RETENTION										ŀ	(ee	p r	ete	nti	on	on	R.A	M	se	ctio	on !	S15	wl	ner	R.A	M	sec	tior	ı is	sw	itch	ed	off		
			Off	1								(Off																								

5.3.8 Electrical specification

5.3.8.1 Regulator operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
$V_{DD,POR}$	VDD supply voltage needed during power-on reset	1.75			V
V_{DD}	Normal voltage mode operating voltage	1.7	3.0	3.6	V
V_{DDH}	High voltage mode operating voltage	2.5	3.7	5.5	V
C _{VDD}	Effective decoupling capacitance on the VDD pin	2.7	4.7	5.5	μF
C _{DEC4}	Effective decoupling capacitance on the DEC4 pin	0.7	1	1.3	μF

5.3.8.2 Regulator specifications, REGO stage

Symbol	Description	Min.	Тур.	Max.	Units
V _{REGOOUT}	REGO output voltage	1.8		3.3	V
V _{REGOOUT,ERR}	REGO output voltage error (deviation from setting in REGOUTO on page 63)	-10		5	%
$V_{VDDH-VDD}$	Required difference between input voltage (VDDH) and output voltage (VDD, configured in REGOUTO on page 63), VDDH > VDD	0.3			V
I _{EXT,OFF}	External current draw ¹¹ allowed in High voltage mode (supply on VDDH) during System OFF.			1	mA
I _{EXT,LOW}	External current draw 11 allowed in High voltage mode (supply on VDDH) when radio output power is higher than 4 dBm.			5	mA
I _{EXT,HIGH}	External current draw ¹¹ allowed in High voltage mode (supply on VDDH) when radio output power is lower than or equal to 4 dBm.			25	mA



External current draw is defined as the sum of all GPIO currents and the current being drawn from VDD.

5.3.8.3 Device startup times

Symbol	Description	Min.	Тур.	Max.	Units
t _{POR}	Time in power-on reset after supply reaches minimum operating voltage,				
	depending on supply rise time				
$t_{POR,10\mu s}$	VDD rise time 10 μs^{12}		1	10	ms
t _{POR,10ms}	VDD rise time 10 ms ¹²		9		ms
t _{POR,60ms}	VDD rise time 60 ms ¹²		23	110	ms
t _{RISE,REGOOUT}	REGO output (VDD) rise time after VDDH reaches minimum VDDH supply				
	voltage ¹²				
t _{RISE,REGOOUT,10μs}	VDDH rise time 10 μs^{12}		0.22	1.55	ms
t _{RISE,REGOOUT,10ms}	VDDH rise time 10 ms ¹²		5		ms
t _{RISE,REGOOUT,100ms}	VDDH rise time 100 ms ¹²	30	50	80	ms
t _{PINR}	Reset time when using pin reset, depending on pin capacitance				
t _{PINR,500nF}	500 nF capacitance at reset pin			32.5	ms
$t_{PINR,10\mu F}$	10 μF capacitance at reset pin			650	ms
t _{R2ON}	Time from power-on reset to System ON				
t _{R2ON,NOTCONF}	If reset pin not configured	tPOR			ms
t _{R2ON,CONF}	If reset pin configured	tPOR +			ms
		tPINR			
t _{OFF2ON}	Time from OFF to CPU execute		16.5		μs
t _{IDLE2CPU}	Time from IDLE to CPU execute		3.0		μs
t _{EVTSET,CL1}	Time from HW event to PPI event in Constant Latency System ON mode		0.0625		μs
t _{EVTSET,CLO}	Time from HW event to PPI event in Low Power System ON mode		0.0625		μs

5.3.8.4 Power fail comparator

Symbol	Description	Min.	Тур.	Max.	Units
V _{POF,NV}	Nominal power level warning thresholds (falling supply voltage) in Normal	1.7		2.8	V
	voltage mode (supply on VDD). Levels are configurable between Min. and				
	Max. in 100 mV increments				
$V_{POF,HV}$	Nominal power level warning thresholds (falling supply voltage) in High	2.7		4.2	V
	voltage mode (supply on VDDH). Levels are configurable in 100 mV				
	increments				
V _{POFTOL}	Threshold voltage tolerance (applies in both Normal voltage mode and High	-5		5	%
	voltage mode)				
V _{POFHYST}	Threshold voltage hysteresis (applies in both Normal voltage mode and High	40	50	60	mV
	voltage mode)				
V _{BOR,OFF}	Brownout reset voltage range System OFF mode. Brownout only applies to	1.2		1.62	V
	the voltage on VDD				
$V_{BOR,ON}$	Brownout reset voltage range System ON mode. Brownout only applies to the	1.57	1.6	1.63	V
	voltage on VDD				

5.3.8.5 USB operating conditions

Symbol	Description	Min.	Тур.	Max.	Units
V _{BUS}	Supply voltage on VBUS pin	4.35	5	5.5	V
V_{DPDM}	Voltage on D+ and D- lines	VSS - 0.3		VUSB33 +	V
				0.3	

¹² See Recommended operating conditions on page 971 for more information.



5.3.8.6 USB regulator specifications

Symbol	Description	Min.	Тур.	Max.	Units
I _{USB,QUIES}	USB regulator quiescent current drawn from VBUS (USBD enabled)		170		μΑ
t _{USBPWRRDY}	Time from USB enabled to USBPWRRDY event triggered, V_{BUS} supply provide	d	1		ms
V _{USB33}	On voltage at the USB regulator output (DECUSB pin)	3.0	3.3	3.6	V
R _{SOURCE,VBUS}	Maximum source resistance on VBUS, including cable, when VDDH is not			6	Ω
	connected to VBUS				
R _{SOURCE,VBUSVDDH}	Maximum source resistance on VBUS, including cable, when VDDH is			3.8	Ω
	connected to VBUS				
C _{DECUSB}	Decoupling capacitor on the DECUSB pin	2.35	4.7	5.5	μF

5.3.8.7 VBUS detection specifications

Symbol	Description	Min.	Тур.	Max.	Units
V _{BUS,DETECT}	Voltage at which rising VBUS gets reported by USBDETECTED	3.4	4.0	4.3	V
V _{BUS,REMOVE}	Voltage at which decreasing VBUS gets reported by USBREMOVED	3.0	3.6	3.9	V

5.4 CLOCK — Clock control

The clock control system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. Clock distribution is automated and grouped independently by module to limit current consumption in unused branches of the clock tree.

Listed here are the main features for CLOCK:

- 64 MHz on-chip oscillator
- 64 MHz crystal oscillator, using external 32 MHz crystal
- 32.768 kHz +/-500 ppm RC oscillator
- 32.768 kHz crystal oscillator, using external 32.768 kHz crystal
- 32.768 kHz oscillator synthesized from 64 MHz oscillator
- Firmware (FW) override control of crystal oscillator activity for low latency start up
- · Automatic internal oscillator and clock control, and distribution for ultra-low power

NORDIC*




Figure 22: Clock control

5.4.1 HFCLK controller

The HFCLK controller provides several clock signals in the system.

These are as follows:

- HCLK64M: 64 MHz CPU clock
- PCLK1M: 1 MHz peripheral clock
- PCLK16M: 16 MHz peripheral clock
- PCLK32M: 32 MHz peripheral clock

The HFCLK controller uses the following high frequency clock (HFCLK) sources:

- 64 MHz internal oscillator (HFINT)
- 64 MHz crystal oscillator (HFXO)

For illustration, see Clock control on page 158.

The HFCLK controller will automatically provide the clock(s) requested by the system. If the system does not request any clocks from the HFCLK controller, the controller will enter a power saving mode.

The HFINT source will be used when HFCLK is requested and HFXO has not been started.

The HFXO is started by triggering the HFCLKSTART task and stopped by triggering the HFCLKSTOP task. When the HFCLKSTART task is triggered, the HFCLKSTARTED event is generated once the HFXO startup time has elapsed. The HFXO startup time is given as the sum of the following:

- HFXO power-up time, as specified in 64 MHz crystal oscillator (HFXO) on page 171.
- HFXO debounce time, as specified in register HFXODEBOUNCE on page 169.

The HFXO must be running to use the RADIO or the calibration mechanism associated with the 32.768 kHz RC oscillator.

158



5.4.1.1 64 MHz crystal oscillator (HFXO)

The 64 MHz crystal oscillator (HFXO) is controlled by a 32 MHz external crystal.

The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet.

Circuit diagram of the 64 MHz crystal oscillator on page 159 shows how the 32 MHz crystal is connected to the 64 MHz crystal oscillator.




Figure 23: Circuit diagram of the 64 MHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. For more information, see Reference circuitry on page 937. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XC1 and XC2 pins. See table 64 MHz crystal oscillator (HFXO) on page 171. The load capacitors C1 and C2 should have the same value.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance, and drive level must comply with the specifications in table 64 MHz crystal oscillator (HFXO) on page 171. It is recommended to use a crystal with lower than maximum load capacitance and/or shunt capacitance. A low load capacitance will reduce both start up time and current consumption.

5.4.2 LFCLK controller

The system supports several low frequency clock sources.

As illustrated in Clock control on page 158, the system supports the following low frequency clock sources:

- 32.768 kHz RC oscillator (LFRC)
- 32.768 kHz crystal oscillator (LFXO)
- 32.768 kHz synthesized from HFCLK (LFSYNT)

The LFCLK controller and all of the LFCLK clock sources are always switched off when in System OFF mode.

NORDIC SEMICONDUCTOR

The LFCLK clock is started by first selecting the preferred clock source in register LFCLKSRC on page 169 and then triggering the LFCLKSTART task. If the LFXO is selected as the clock source, the LFCLK will initially start running from the 32.768 kHz LFRC while the LFXO is starting up and automatically switch to using the LFXO once this oscillator is running. The LFCLKSTARTED event will be generated when the LFXO has been started.

The LFCLK clock is stopped by triggering the LFCLKSTOP task.

Register LFCLKSRC on page 169 controls the clock source, and its allowed swing. The truth table for various situations is as follows:

SRC	EXTERNAL	BYPASS	Comment
0	0	0	Normal operation, LFRC is source
0	0	1	DO NOT USE
0	1	Х	DO NOT USE
1	0	0	Normal XTAL operation
1	1	0	Apply external low swing signal to XL1, ground XL2
1	1	1	Apply external full swing signal to XL1, leave XL2 grounded or unconnected
1	0	1	DO NOT USE
2	0	0	Normal operation, LFSYNT is source
2	0	1	DO NOT USE
2	1	Χ	DO NOT USE

Table 8: LFCLKSRC configuration depending on clock source

It is not allowed to write to register LFCLKSRC on page 169 when the LFCLK is running.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in register LFCLKSTAT on page 168 indicates LFCLK running state.

The synthesized 32.768 kHz clock depends on the HFCLK to run. If high accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must running from the HFXO source.

5.4.2.1 32.768 kHz RC oscillator (LFRC)

The default source of the low frequency clock (LFCLK) is the 32.768 kHz RC oscillator (LFRC).

The LFRC oscillator does not require additional external components.

The LFRC oscillator has two modes of operation, normal and ultra-low power (ULP) mode, enabling the user to trade power consumption against accuracy of the clock. The LFRC mode is configured in register LFRCMODE. The LFRC oscillator has to be stopped before changing the mode of the oscillator.

The LFRC frequency will be affected by variation in temperature. The LFRC oscillator can be calibrated to improve accuracy by using the HFXO as a reference oscillator during calibration.

5.4.2.2 Calibrating the 32.768 kHz RC oscillator

After the LFRC oscillator is started and running, it can be calibrated by triggering the CAL task.

The LFRC oscillator will then temporarily request the HFCLK to be used as a reference for the calibration. A DONE event will be generated when calibration has finished. The HFCLK crystal oscillator has to be started (by triggering the HFCLKSTART task) in order for the calibration mechanism to work.

It is not allowed to stop the LFRC or write to LFRCMODE during an ongoing calibration.

5.4.2.3 Calibration timer

The calibration timer can be used to time the calibration interval of the 32,768 kHz RC oscillator.

The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV (Retained) on page

169 and generate a CTTO event when it reaches 0. The calibration timer will automatically stop when it reaches 0.




Figure 24: Calibration timer

After a CTSTART task has been triggered, the calibration timer will ignore further tasks until it has returned the CTSTARTED event. Likewise, after a CTSTOP task has been triggered, the calibration timer will ignore further tasks until it has returned a CTSTOPPED event. Triggering CTSTART while the calibration timer is running will immediately return a CTSTARTED event. Triggering CTSTOP when the calibration timer is stopped will immediately return a CTSTOPPED event.

5.4.2.4 32.768 kHz crystal oscillator (LFXO)

For higher LFCLK accuracy (when better than +/- 500 ppm accuracy is required), the low frequency crystal oscillator (LFXO) must be used.

The following external clock sources are supported:

- Low swing clock signal applied to the XL1 pin. The XL2 pin shall then be grounded.
- Rail-to-rail clock signal applied to the XL1 pin. The XL2 pin shall then be grounded or left unconnected.

To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. Circuit diagram of the 32.768 kHz crystal oscillator on page 161 shows the LFXO circuitry.




Figure 25: Circuit diagram of the 32.768 kHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{\left(C1' \cdot C2'\right)}{\left(C1' + C2'\right)}$$

$$C1' = C1 + C_{pcb1} + C_{pin}$$

 $C2' = C2 + C_{pcb2} + C_{pin}$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_{pcb1} and C_{pcb2} are stray capacitances on the PCB. C_{pin} is the pin input capacitance on the XC1 and XC2 pins (see Low frequency crystal oscillator (LFXO) on page 171). The load capacitors C1 and C2 should have the same value.



For more information, see Reference circuitry on page 937.

5.4.2.5 32.768 kHz synthesized from HFCLK (LFSYNT)

LFCLK can also be synthesized from the HFCLK clock source. The accuracy of LFCLK will then be the accuracy of the HFCLK.

Using the LFSYNT clock avoids the requirement for a 32.768 kHz crystal, but increases average power consumption as the HFCLK will need to be requested in the system.

5.4.3 Registers

Instances

Instance	Base address	Description
CLOCK	0x40000000	Clock control

Register overview


Register	Offset	Description
TASKS_HFCLKSTART	0x000	Start HFXO crystal oscillator
TASKS_HFCLKSTOP	0x004	Stop HFXO crystal oscillator
TASKS_LFCLKSTART	0x008	Start LFCLK
TASKS_LFCLKSTOP	0x00C	Stop LFCLK
TASKS_CAL	0x010	Start calibration of LFRC
TASKS_CTSTART	0x014	Start calibration timer
TASKS_CTSTOP	0x018	Stop calibration timer
EVENTS_HFCLKSTARTED	0x100	HFXO crystal oscillator started
EVENTS_LFCLKSTARTED	0x104	LFCLK started
EVENTS_DONE	0x10C	Calibration of LFRC completed
EVENTS_CTTO	0x110	Calibration timer timeout
EVENTS_CTSTARTED	0x128	Calibration timer has been started and is ready to process new tasks
EVENTS_CTSTOPPED	0x12C	Calibration timer has been stopped and is ready to process new tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C	HFCLK status
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418	LFCLK status
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
LFCLKSRC	0x518	Clock source for the LFCLK
HFXODEBOUNCE	0x528	HFXO debounce time. The HFXO is started by triggering the TASKS_HFCLKSTART task.
CTIV	0x538	Calibration timer interval
		This register is retained.
TRACECONFIG	0x55C	Clocking options for the trace port debug interface
LFRCMODE	0x5B4	LFRC mode configuration

5.4.3.1 TASKS HFCLKSTART

Address offset: 0x000

Start HFXO crystal oscillator






5.4.3.2 TASKS HFCLKSTOP

Address offset: 0x004


Stop HFXO crystal oscillator



5.4.3.3 TASKS LFCLKSTART

Address offset: 0x008


Start LFCLK



5.4.3.4 TASKS LFCLKSTOP

Address offset: 0x00C

Stop LFCLK



5.4.3.5 TASKS_CAL

Address offset: 0x010 Start calibration of LFRC






		Trigger	1			Trig	gger t	ask																
A W	TASKS_CAL					Sta	rt cal	ibrat	ion c	of LFF	RC													Т
Reset 0x000	00000		0 0 0	0 0 (0 0 0	0	0 0	0	0 (0 0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																								Α
Bit number			31 30 29	28 27 2	26 25 2	4 23	22 2	20	19 1	8 17	16	15 1	4 13	3 12	11	10 9	8	7	6	5	4	3 2	1	0


5.4.3.6 TASKS CTSTART

Address offset: 0x014 Start calibration timer



5.4.3.7 TASKS_CTSTOP


Address offset: 0x018 Stop calibration timer



5.4.3.8 EVENTS_HFCLKSTARTED

Address offset: 0x100

HFXO crystal oscillator started




5.4.3.9 EVENTS_LFCLKSTARTED

Address offset: 0x104

LFCLK started





5.4.3.10 EVENTS_DONE

Address offset: 0x10C


Calibration of LFRC completed

Bit nu	umber			31	30 29	28	27 2	26 25	5 24	23	22 :	21 2	0 19	9 18	3 17	16	15 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
ID																														Α
Reset	t 0x000	00000		0	0 0	0	0	0 0	0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0	0
ID																														
Α	RW	EVENTS_DONE								Cal	ibra	tion	of I	LFR	C co	mple	eted													
			NotGenerated	0						Eve	ent r	not g	gene	erate	ed															
			Generated	1						Eve	ent g	gene	rate	ed																

5.4.3.11 EVENTS_CTTO

Address offset: 0x110


Calibration timer timeout



5.4.3.12 EVENTS CTSTARTED

Address offset: 0x128

Calibration timer has been started and is ready to process new tasks



5.4.3.13 EVENTS_CTSTOPPED

Address offset: 0x12C

Calibration timer has been stopped and is ready to process new tasks



Bit nu	mber			31 3	30 29	28	27	26 2	25 2	24 2	3 2	2 2	1 20) 19	18	17	16	15 1	14 1	13 1	2 11	. 10	9	8	7	6	5 4	4	3 2	1	0
ID																															Α
Reset	0x000	00000		0	0 0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 (0 0	0	0
ID																															
Α	RW	EVENTS_CTSTOPPED)							C	alib	orati	ion 1	time	er h	as b	oeer	sto	opp	ed a	ınd i	s re	ady	to	oroc	ess	ne	w ta	asks		
			NotGenerated	0						E	ven	nt no	ot ge	ene	rate	d															
			Generated	1						E	ven	it ge	ener	ate	d																

5.4.3.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31 3	30 29	28	27 2	26 25	24	- 23	22	21	20	19 1	18	17 1	6 1	5 14	13	12	11	10 9	9 8	3 7	6	5	4	3 2	2 1	0
ID																					F	Е					D	С	Е	3 A
Reset	0x000	00000		0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0 () (0 0	0	0	0	0 () (0
ID																														
А	RW	HFCLKSTARTED								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	HFC	LKS	ΓAR	TED						
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																
В	RW	LFCLKSTARTED								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	LFC	LKST	AR	ΓED						
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																
С	RW	DONE								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	DOI	NE								
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																
D	RW	СТТО								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	СТТ	0								
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																
E	RW	CTSTARTED								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	CTS	TAR	ΓED							
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																
F	RW	CTSTOPPED								Wr	ite	'1' t	ю е	nab	le i	nte	rup	t for	eve	ent	CTS	TOP	PEC)						
			Set	1						Ena	able	е																		
			Disabled	0						Rea	ad:	Disa	able	ed																
			Enabled	1						Rea	ad:	Ena	ble	d																

5.4.3.15 INTENCLR

Address offset: 0x308

Disable interrupt

			Clear	1							Dis	ماماء																				
Α	RW	HFCLKSTARTED									Wr	ite '	1' to	di	sabl	e in	terr	upt	for	eve	nt l	HFC	LKS	TAF	RTEI)						_
ID																																ı
Reset	0x000	00000		0	0	0 0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0)
ID																						F	E					D	С		В	4
Bit nu	ımber			31	30 2	9 2	8 27	7 26	25	24	23	22	21 2	0 1	9 1	8 1 [°]	7 16	15	14	13	12	11 :	10	9	8 7	7 6	5	4	3	2	1)




Bit nu	mber			31 30 29 28 27	7 26 25 24	23 22 :	21 20	19 1	18 17	7 16	15	14 1	3 12	11	10	9	8	7	6 5	4	3	2	1	0
ID														F	Ε					D	С		В	Α
Reset	0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0	0 0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0
ID																								
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																
В	RW	LFCLKSTARTED				Write '	'1' to c	disab	le in	terru	ıpt 1	for e	vent	LFC	CLKS	TA	RTE)						
			Clear	1		Disable	е																	
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																
С	RW	DONE				Write '	'1' to c	disab	le in	terru	ıpt 1	for e	vent	DC	NE									
			Clear	1		Disable	е																	
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																
D	RW	СТТО				Write '	'1' to c	disab	le in	terru	ıpt 1	for e	vent	СТ	ТО									
			Clear	1		Disable	е																	
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																
E	RW	CTSTARTED				Write '	'1' to c	disab	le in	terru	ıpt 1	for e	vent	CT:	STA	RTE	D							
			Clear	1		Disable	е																	
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																
F	RW	CTSTOPPED				Write '	'1' to c	disab	le in	terru	ıpt 1	for e	vent	CT:	STO	PPE	D							
			Clear	1		Disable	е																	
			Disabled	0		Read: I	Disabl	ed																
			Enabled	1		Read: I	Enable	ed																

5.4.3.16 HFCLKRUN

Address offset: 0x408

Status indicating that HFCLKSTART task has been triggered




5.4.3.17 HFCLKSTAT

Address offset: 0x40C

HFCLK status






5.4.3.18 LFCLKRUN

Address offset: 0x414


Status indicating that LFCLKSTART task has been triggered



5.4.3.19 LFCLKSTAT

Address offset: 0x418

LFCLK status




5.4.3.20 LFCLKSRCCOPY

Address offset: 0x41C

Copy of LFCLKSRC register, set when LFCLKSTART task was triggered





5.4.3.21 LFCLKSRC

Address offset: 0x518

Clock source for the LFCLK

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	SRC			Clock source
			RC	0	32.768 kHz RC oscillator (LFRC)
			Xtal	1	32.768 kHz crystal oscillator (LFXO)
			Synth	2	32.768 kHz synthesized from HFCLK (LFSYNT)
В	RW	BYPASS			Enable or disable bypass of LFCLK crystal oscillator with external clock
					source
			Disabled	0	Disable (use with Xtal or low-swing external source)
			Enabled	1	Enable (use with rail-to-rail external source)
С	RW	EXTERNAL			Enable or disable external source for LFCLK
			Disabled	0	Disable external source (use with Xtal)
			Enabled	1	Enable use of external source instead of Xtal (SRC needs to be set to Xtal)

5.4.3.22 HFXODEBOUNCE

Address offset: 0x528

HFXO debounce time. The HFXO is started by triggering the TASKS_HFCLKSTART task.

The EVENTS_HFCLKSTARTED event is generated after the HFXO power up time + the HFXO debounce time has elapsed. It is not allowed to change the value of this register while the HFXO is starting.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A
Rese	t 0x000	00010		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	HFXODEBOUNCE		0x010xFF	HFXO debounce time. Debounce time = HFXODEBOUNCE * 16 μ s.
			Db256us	0x10	$256\mu s$ debounce time. Recommended for TSX-3225, FA-20H and FA-128
					crystals.
			Db1024us	0x40	1024 μs debounce time. Recommended for NX1612AA and NX1210AB
					crystals.


5.4.3.23 CTIV (Retained)

Address offset: 0x538

Calibration timer interval

This register is retained.





5.4.3.24 TRACECONFIG

Address offset: 0x55C

Clocking options for the trace port debug interface

This register is a retained register. Reset behavior is the same as debug components.

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B B A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	TRACEPORTSPEED			Speed of trace port clock. Note that the TRACECLK pin will output this clock
					divided by two.
			32MHz	0	32 MHz trace port clock (TRACECLK = 16 MHz)
			16MHz	1	16 MHz trace port clock (TRACECLK = 8 MHz)
			8MHz	2	8 MHz trace port clock (TRACECLK = 4 MHz)
			4MHz	3	4 MHz trace port clock (TRACECLK = 2 MHz)
В	RW	TRACEMUX			Pin multiplexing of trace signals. See pin assignment chapter for more
					details.
			GPIO	0	No trace signals routed to pins. All pins can be used as regular GPIOs.
			Serial	1	SWO trace signal routed to pin. Remaining pins can be used as regular
					GPIOs.
			Parallel	2	All trace signals (TRACECLK and TRACEDATA[n]) routed to pins.

5.4.3.25 LFRCMODE

Address offset: 0x5B4

LFRC mode configuration

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В
Rese	0x000	00000		0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID					
Α	RW	MODE			Set LFRC mode
			Normal	0	Normal mode
			ULP	1	Ultra-low power mode (ULP)
В	RW	STATUS			Active LFRC mode. This field is read only.
			Normal	0	Normal mode

5.4.4 Electrical specification

5.4.4.1 64 MHz internal oscillator (HFINT)



Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFINT}	Nominal output frequency		64		MHz
f _{TOL_HFINT}	Frequency tolerance		±1.5	±8	%

5.4.4.2 64 MHz crystal oscillator (HFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_HFXO}	Nominal output frequency		64		MHz
f _{XTAL_HFXO}	External crystal frequency		32		MHz
f _{TOL_HFXO}	Frequency tolerance requirement for 2.4 GHz proprietary radio applications			±60	ppm
f _{TOL_HFXO_BLE}	Frequency tolerance requirement, Bluetooth low energy applications, packet			±40	ppm
	length ≤ 200 bytes				
$f_{TOL_HFXO_BLE_LP}$	Frequency tolerance requirement, Bluetooth low energy applications, packet			±30	ppm
	length > 200 bytes				
C_{L_HFXO}	Load capacitance			12	pF
C _{0_HFXO}	Shunt capacitance			7	pF
R _{S_HFXO_7PF}	Equivalent series resistance 3 pF < C0 ≤ 7 pF			60	Ω
R _{S_HFXO_3PF}	Equivalent series resistance C0 ≤ 3 pF			100	Ω
P _{D_HFXO}	Drive level			100	μW
C _{PIN_HFXO}	Input capacitance XC1 and XC2		3		pF
I _{STBY_X32M}	Core standby current for various crystals				
I _{STBY_X32M_X0}	Epson TSX-3225		80		μΑ
I _{STBY_X32M_X1}	Epson FA-20H		72		μΑ
I _{STBY_X32M_X2}	Epson FA-128		70		μΑ
I _{STBY_X32M_X3}	NDK NX1612AA		136		μΑ
I _{STBY_X32M_X4}	NDK NX1210AB		143		μΑ
I _{START_X32M}	Average startup current for various crystals, first 1 ms				
I _{START_X32M_X0}	Epson TSX-3225		328		μΑ
I _{START_X32M_X1}	Epson FA-20H		363		μΑ
I _{START_X32M_X2}	Epson FA-128		396		μΑ
I _{START_X32M_X3}	NDK NX1612AA		783		μΑ
I _{START_X32M_X4}	NDK NX1210AB		833		μΑ
t _{POWER_X32M}	Power-up time for various crystals				
t _{POWER_X32M_X0}	Epson TSX-3225		50		μs
t _{POWER_X32M_X1}	Epson FA-20H		60		μs
t _{POWER_X32M_X2}	Epson FA-128		75		μs
t _{POWER_X32M_X3}	NDK NX1612AA		195		μs
t _{POWER_X32M_X4}	NDK NX1210AB		210		μs

5.4.4.3 Low frequency crystal oscillator (LFXO)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFXO}	Crystal frequency		32.768		kHz
$f_{TOL_LFXO_BLE}$	Frequency tolerance requirement for BLE stack			±500	ppm
$f_{TOL_LFXO_ANT}$	Frequency tolerance requirement for ANT stack			±50	ppm
C _{L_LFXO}	Load capacitance			12.5	pF
C _{0_LFXO}	Shunt capacitance			2	pF
R _{S_LFXO}	Equivalent series resistance			100	kΩ
P_{D_LFXO}	Drive level			0.5	μW
C _{pin}	Input capacitance on XL1 and XL2 pads		4		pF
I _{LFXO}	Run current for 32.768 kHz crystal oscillator		0.23		μΑ
t _{START_LFXO}	Startup time for 32.768 kHz crystal oscillator		0.25		S



Symbol	Description	Min.	Тур.	Max.	Units
$V_{AMP,IN,XO,LOW}$	Peak to peak amplitude for external low swing clock. Input signal must not	200		1000	mV
	swing outside supply rails.				

5.4.4.4 Low frequency RC oscillator (LFRC)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFRC}	Nominal frequency		32.768		kHz
f _{TOL_LFRC}	Frequency tolerance, uncalibrated			±5	%
$f_{TOL_CAL_LFRC}$	Frequency tolerance after calibration 13			±500	ppm
I _{LFRC}	Run current		0.7		μΑ
t _{START LFRC}	Startup time		1000		μs

5.4.4.5 Low frequency RC oscillator (LFRC), Ultra-low power mode (ULP)

Symbol	Description	Min.	Тур.	Max.	Units
f_{NOM_LFULP}	Nominal frequency		32.768		kHz
f _{TOL_UNCAL_LFULP}	Frequency tolerance, uncalibrated			±7	%
$f_{TOL_CAL_LFULP}$	Frequency tolerance after calibration 14			±2000	ppm
I _{LFULP}	Run current		0.3		μΑ
t _{START_LFULP}	Startup time		1500		μs

5.4.4.6 Synthesized low frequency clock (LFSYNT)

Symbol	Description	Min.	Тур.	Max.	Units
f _{NOM_LFSYNT}	Nominal frequency		32.768		kHz



Constant temperature within ±0.5 °C, calibration performed at least every 8 seconds, averaging interval > 7.5 ms, defined as 3 sigma

Constant temperature within ±0.5 °C, calibration performed at least every 8 seconds, averaging interval > 125 ms, defined as 3 sigma

6 Peripherals

6.1 Peripheral interface

Peripherals are controlled by the CPU by writing to configuration registers and task registers. Peripheral events are indicated to the CPU by event registers and interrupts if they are configured for a given event.




Figure 26: Tasks, events, shortcuts, and interrupts

6.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes of address space, which is equal to 1024 x 32 bit registers.

See Instantiation on page 24 for more information about which peripherals are available and where they are located in the address map.

There is a direct relationship between peripheral ID and base address. For example, a peripheral with base address 0x40000000 is assigned ID=0, a peripheral with base address 0x40001000 is assigned ID=1, and a peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Some peripherals share some registers or other common resources.
- Operation is mutually exclusive. Only one of the peripherals can be used at a time.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).



6.1.2 Peripherals with shared ID

In general (with the exception of ID 0), peripherals sharing an ID and base address may not be used simultaneously. The user can only enable one peripheral at the time on this specific ID.

When switching between two peripherals sharing an ID, the user should do the following to prevent unwanted behavior:

- 1. Disable the previously used peripheral.
- 2. Remove any programmable peripheral interconnect (PPI) connections set up for the peripheral that is being disabled.
- 3. Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFFF.
- **4.** Explicitly configure the peripheral that you are about to enable and do not rely on configuration values that may be inherited from the peripheral that was disabled.
- 5. Enable the now configured peripheral.

See which peripherals are sharing ID in Instantiation on page 24.

6.1.3 Peripheral registers

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) must be configured before enabling the peripheral.

The peripheral must be enabled before tasks and events can be used.

6.1.4 Bit set and clear

Registers with multiple single-bit bit fields may implement the set-and-clear pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map, where the main register is followed by dedicated SET and CLR registers (in that exact order).

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing $\mathbb 1$ to a bit in SET or CLR register will set or clear the same bit in the main register respectively. Writing $\mathbb 0$ to a bit in SET or CLR register has no effect. Reading the SET or CLR register returns the value of the main register.

Note: The main register may not be visible and hence not directly accessible in all cases.

6.1.5 Tasks

Tasks are used to trigger actions in a peripheral, for example to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes 1 to the task register, or when the peripheral itself or another peripheral toggles the corresponding task signal. See Tasks, events, shortcuts, and interrupts on page 173.

6.1.6 Events

Events are used to notify peripherals and the CPU about events that have happened, for example a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, and the event register is updated to reflect that the event has been generated. See Tasks, events, shortcuts, and interrupts on page 173. An event register is only cleared when firmware writes 0 to it.

NORDIC

Events can be generated by the peripheral even when the event register is set to 1.

6.1.7 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, the associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

6.1.8 Interrupts

All peripherals support interrupts. Interrupts are generated by events.

A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID. For example, the peripheral with ID=4 is connected to interrupt number 4 in the nested vectored interrupt controller (NVIC).

Using the INTEN, INTENSET, and INTENCLR registers, every event generated by a peripheral can be configured to generate that peripheral's interrupt. Multiple events can be enabled to generate interrupts simultaneously. To resolve the correct interrupt source, the event registers in the event group of peripheral registers will indicate the source.

Some peripherals implement only INTENSET and INTENCLR registers, and the INTEN register is not available on those peripherals. See the individual peripheral chapters for details. In all cases, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET, and INTENCLR registers.

The relationship between tasks, events, shortcuts, and interrupts is shown in Tasks, events, shortcuts, and interrupts on page 173.

Interrupt clearing

Clearing an interrupt by writing 0 to an event register, or disabling an interrupt using the INTENCLR register, can take up to four CPU clock cycles to take effect. This means that an interrupt may reoccur immediately, even if a new event has not come, if the program exits an interrupt handler after the interrupt is cleared or disabled but before four clock cycles have passed.

Note: To avoid an interrupt reoccurring before a new event has come, the program should perform a read from one of the peripheral registers. For example, the event register that has been cleared, or the INTENCLR register that has been used to disable the interrupt. This will cause a one to three-cycle delay and ensure the interrupt is cleared before exiting the interrupt handler.

Care should be taken to ensure the compiler does not remove the read operation as an optimization. If the program can guarantee a four-cycle delay after an event is cleared or an interrupt is disabled, then a read of a register is not required.



6.2 AAR — Accelerated address resolver

Accelerated address resolver is a cryptographic support function for implementing the Resolvable Private Address Resolution procedure described in *Bluetooth Core Specification* v4.0. Resolvable Private Address generation should be achieved using ECB and is not supported by AAR.

The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address. The AAR block enables real-time address resolution on incoming packets when configured as described in this chapter. This allows real-time packet filtering (whitelisting) using a list of known shared keys (Identity Resolving Keys (IRK) in *Bluetooth*).

6.2.1 EasyDMA

AAR implements EasyDMA for reading and writing to RAM. EasyDMA will have finished accessing RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR on page 181, ADDRPTR on page 181, and the SCRATCHPTR on page 181 is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

6.2.2 Resolving a resolvable address

A private resolvable address is composed of six bytes according to the Bluetooth Core Specification.




Figure 27: Resolvable address

To resolve an address, the register ADDRPTR on page 181 must point to the start of the packet. The resolver is started by triggering the START task. A RESOLVED event is generated when AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. AAR will use the IRK specified in the register IRKO to IRK15 starting from IRKO. The register NIRK on page 181 specifies how many IRKs should be used. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth Core specification* v4.0 [Vol 3] chapter 10.8.2.3. The time it takes to resolve an address varies due to the location in the list of the resolvable address. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See the Electrical specifications for more information about resolution time.

AAR only compares the received address to those programmed in the module without checking the address type.

AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. AAR will generate an END event after it has stopped.






Figure 28: Address resolution with packet preloaded into RAM

6.2.3 Example

The following example shows how to chain RADIO packet reception with address resolution using AAR.

AAR may be started as soon as the 6 bytes required by AAR have been received by RADIO and stored in RAM. The ADDRPTR pointer must point to the start of packet.




Figure 29: Address resolution with packet loaded into RAM by RADIO

6.2.4 IRK data structure

The IRK data structure is located in RAM at the memory location specified by the IRKPTR register.

Property	Address offset	Description
IRKO	0	IRK number 0 (16 bytes)
IRK1	16	IRK number 1 (16 bytes)
IRK15	240	IRK number 15 (16 bytes)

Table 9: IRK data structure overview

6.2.5 Registers

Instances

Instance	Base address	Description
AAR	0x4000F000	Accelerated address resolver



Register overview

Register	Offset	Description
TASKS_START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
TASKS_STOP	0x008	Stop resolving addresses
EVENTS_END	0x100	Address resolution procedure complete
EVENTS_RESOLVED	0x104	Address resolved
EVENTS_NOTRESOLVED	0x108	Address not resolved
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

6.2.5.1 TASKS_START


Address offset: 0x000

Start resolving addresses based on IRKs specified in the IRK data structure

Bit nu	ımber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_START			Start resolving addresses based on IRKs specified in the IRK data structure
			Trigger	1	Trigger task

6.2.5.2 TASKS_STOP

Address offset: 0x008 Stop resolving addresses



6.2.5.3 EVENTS_END

Address offset: 0x100

Address resolution procedure complete



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_END			Address resolution procedure complete
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.2.5.4 EVENTS_RESOLVED

Address offset: 0x104 Address resolved

Bit nu	mber			31	30 29	28	3 27 :	26 2	25 2	4 23	22	21 2	20 1	9 18	8 17	16	15 :	14 1	.3 12	2 11	10	9	8	7	6	5	4	3 2	. 1	0
ID																														Α
Reset	0x000	00000		0	0 0	0	0	0 (0 (0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0
ID																														
Α	RW	EVENTS_RESOLVED								Ac	ldre	ss re	esolv	/ed																
			NotGenerated	0 Ev		Event not generated																								
			Generated	1						Ev	ent	gen	erat	ed																

6.2.5.5 EVENTS_NOTRESOLVED

Address offset: 0x108 Address not resolved

Bit number					0 29	28 2 ⁻	7 26	25 2	24 23	3 22	21 2	0 19	18	17	16 1	5 14	13	12	11 10	9	8	7	6	5 .	4 3	3 2	1	0
ID																												А
Reset 0x00000000					0 0	0 0	0	0	0 0	0	0 (0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0 (0	0	0
ID																												
Α	RW	EVENTS_NOTRESOL	VED						Ad	ddre	ss no	t re	solv	ed														
			NotGenerated	0					Ev	ent	not g	gene	rate	d														
			Generated	1					Ev	ent	gene	rate	d															

6.2.5.6 INTENSET

Address offset: 0x304 Enable interrupt

Bit number				31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset 0x00000000				0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	RESOLVED			Write '1' to enable interrupt for event RESOLVED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	NOTRESOLVED			Write '1' to enable interrupt for event NOTRESOLVED



Bit number		31 30 29 28 27 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID			C B	Α
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID R/W Field	Value ID		Description	
	Set	1	Enable	
	Set Disabled	1 0		

6.2.5.7 INTENCLR


Address offset: 0x308

Disable interrupt

Bit number				31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	RESOLVED			Write '1' to disable interrupt for event RESOLVED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	NOTRESOLVED			Write '1' to disable interrupt for event NOTRESOLVED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.2.5.8 STATUS

Address offset: 0x400 Resolution status




6.2.5.9 **ENABLE**

Address offset: 0x500

Enable AAR

4413_417 v1.11





6.2.5.10 NIRK

Address offset: 0x504


Number of IRKs

Α	RW	NIRK	[11	6]				Nu	mbe	er of	Ider	ntity	Roc	ot Ke	ys a	avail	able	in	the I	RK	lata	str	uctı	ıre			
ID																											
Rese	et 0x000	00001	0 0	0	0 0	0	0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 1
ID																								Α	Α	A ,	А А
Bit n	umber		31 30	29	28 27	7 26	25 24	1 23	22 2	21 2	0 19	18	17 1	16 1	5 14	4 13	12	11	10 9	8	7	6	5	4	3	2	1 0

6.2.5.11 IRKPTR

Address offset: 0x508


Pointer to IRK data structure



6.2.5.12 ADDRPTR

Address offset: 0x510

Pointer to the resolvable address



6.2.5.13 SCRATCHPTR

Address offset: 0x514

Pointer to data area used for temporary storage



Bit number	31	30	29	28	27	26	25	24	23	22	21 2	20 1	19 1	.8 1	7 16	5 15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1 0
ID	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	\ A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α,	Δ,	А А
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D (0 0
ID R/W Field																														

A RW SCRATCHPTR

Pointer to a scratch data area used for temporary storage during resolution.

A space of minimum 3 bytes must be reserved.

6.2.6 Electrical specification

6.2.6.1 AAR Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{AAR}	Address resolution time per IRK. Total time for several IRKs is given as (1 $\ensuremath{\mu s}$			6	μs
	+ n * t_AAR), where n is the number of IRKs. (Given priority to the actual				
	destination RAM block).				
t _{AAR,8}	Time for address resolution of 8 IRKs. (Given priority to the actual destinatio	n		49	μs
	RAM block).				

6.3 ACL — Access control lists

The Access control lists (ACL) peripheral is designed to assign and enforce access permission schemes for different regions of the on-chip flash memory map.

Flash memory regions can be assigned individual ACL permission schemes. The following registers are involved:

- PERM register configures permission schemes
- ADDR register defines the flash page start address (word-aligned)
- SIZE register determines the size of the region where the permission schemes are applied

Note: The size of the region is restricted to a multiple of the flash page size, measured in bytes. The maximum region is limited to half the flash size. See Memory on page 21 for more information.






Figure 30: On-chip flash memory protected regions

There are four defined ACL permission schemes, each with different combinations of read/write permissions, as shown in the following table.

Read	Write	Protection description
0	0	No protection. Entire region can be executed, read, written to, or erased.
0	1	Region can be executed and read, but not written to or erased.
1	0	Region can be written to and erased, but not executed or read.
1	1	Region is locked for all access until next reset.

Table 10: ACL permission schemes

Note: If a permission violation to a protected region is detected by the ACL peripheral, the request is blocked and a Bus Fault exception is triggered.

Access control to a configured region is enforced by the hardware. This goes into effect two CPU clock cycles after the ADDR, SIZE, and PERM registers for an ACL instance are written successfully. There are two dependencies for protection to be enforced. First, a valid start address for the flash page boundary must be written to the ADDR register. Second, the SIZE and PERM registers cannot be zero.



The ADDR, SIZE, and PERM registers can only be written once. All ACL configuration registers are cleared on reset by resetting the device from a reset source. This is the only way of clearing the configuration registers. To ensure that the ACL peripheral always enforces the desired permission schemes, the device boot sequence must perform the necessary configuration.

Debugger read access to a read-protected region will be Read-As-Zero (RAZ), while debugger write access to a write-protected region will be Write-Ignored (WI).

6.3.1 Registers

Instances

Instance	Base address	Description
ACL	0x4001E000	Access control lists

Register overview

Register	Offset	Description
ACL[0].ADDR	0x800	Start address of region to protect. The start address must be word-aligned.
ACL[0].SIZE	0x804	Size of region to protect counting from address ACL[0].ADDR. Writing a '0' has no effect.
ACL[0].PERM	0x808	Access permissions for region 0 as defined by start address ACL[0].ADDR and size ACL[0].SIZE
ACL[1].ADDR	0x810	Start address of region to protect. The start address must be word-aligned.
ACL[1].SIZE	0x814	Size of region to protect counting from address ACL[1].ADDR. Writing a '0' has no effect.
ACL[1].PERM	0x818	Access permissions for region 1 as defined by start address ACL[1].ADDR and size ACL[1].SIZE
ACL[2].ADDR	0x820	Start address of region to protect. The start address must be word-aligned.
ACL[2].SIZE	0x824	Size of region to protect counting from address ACL[2].ADDR. Writing a '0' has no effect.
ACL[2].PERM	0x828	Access permissions for region 2 as defined by start address ACL[2].ADDR and size ACL[2].SIZE
ACL[3].ADDR	0x830	Start address of region to protect. The start address must be word-aligned.
ACL[3].SIZE	0x834	Size of region to protect counting from address ACL[3].ADDR. Writing a '0' has no effect.
ACL[3].PERM	0x838	Access permissions for region 3 as defined by start address ACL[3].ADDR and size ACL[3].SIZE
ACL[4].ADDR	0x840	Start address of region to protect. The start address must be word-aligned.
ACL[4].SIZE	0x844	Size of region to protect counting from address ACL[4].ADDR. Writing a '0' has no effect.
ACL[4].PERM	0x848	Access permissions for region 4 as defined by start address ACL[4].ADDR and size ACL[4].SIZE
ACL[5].ADDR	0x850	Start address of region to protect. The start address must be word-aligned.
ACL[5].SIZE	0x854	Size of region to protect counting from address ACL[5].ADDR. Writing a '0' has no effect.
ACL[5].PERM	0x858	Access permissions for region 5 as defined by start address ACL[5].ADDR and size ACL[5].SIZE
ACL[6].ADDR	0x860	Start address of region to protect. The start address must be word-aligned.
ACL[6].SIZE	0x864	Size of region to protect counting from address ACL[6].ADDR. Writing a '0' has no effect.
ACL[6].PERM	0x868	Access permissions for region 6 as defined by start address ACL[6].ADDR and size ACL[6].SIZE
ACL[7].ADDR	0x870	Start address of region to protect. The start address must be word-aligned.
ACL[7].SIZE	0x874	Size of region to protect counting from address ACL[7].ADDR. Writing a '0' has no effect.
ACL[7].PERM	0x878	Access permissions for region 7 as defined by start address ACL[7].ADDR and size ACL[7].SIZE


6.3.1.1 ACL[0].ADDR

Address offset: 0x800

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.2 ACL[0].SIZE

Address offset: 0x804

Size of region to protect counting from address ACL[0].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 0 in bytes. Must be a multiple of the flash page size.

6.3.1.3 ACL[0].PERM

Address offset: 0x808

Access permissions for region 0 as defined by start address ACL[0].ADDR and size ACL[0].SIZE

Note: This register can only be written once.




6.3.1.4 ACL[1].ADDR

Address offset: 0x810

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.5 ACL[1].SIZE

Address offset: 0x814

Size of region to protect counting from address ACL[1].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 1 in bytes. Must be a multiple of the flash page size.

6.3.1.6 ACL[1].PERM

Address offset: 0x818

Access permissions for region 1 as defined by start address ACL[1].ADDR and size ACL[1].SIZE

Note: This register can only be written once.




6.3.1.7 ACL[2].ADDR

Address offset: 0x820

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.8 ACL[2].SIZE

Address offset: 0x824

Size of region to protect counting from address ACL[2].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 2 in bytes. Must be a multiple of the flash page size.

6.3.1.9 ACL[2].PERM

Address offset: 0x828

Access permissions for region 2 as defined by start address ACL[2].ADDR and size ACL[2].SIZE

Note: This register can only be written once.




6.3.1.10 ACL[3].ADDR

Address offset: 0x830

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.11 ACL[3].SIZE

Address offset: 0x834

Size of region to protect counting from address ACL[3].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 3 in bytes. Must be a multiple of the flash page size.

6.3.1.12 ACL[3].PERM

Address offset: 0x838

Access permissions for region 3 as defined by start address ACL[3].ADDR and size ACL[3].SIZE

Note: This register can only be written once.




6.3.1.13 ACL[4].ADDR

Address offset: 0x840

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.14 ACL[4].SIZE

Address offset: 0x844

Size of region to protect counting from address ACL[4]. ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 4 in bytes. Must be a multiple of the flash page size.

6.3.1.15 ACL[4].PERM

Address offset: 0x848

Access permissions for region 4 as defined by start address ACL[4].ADDR and size ACL[4].SIZE

Note: This register can only be written once.




6.3.1.16 ACL[5].ADDR

Address offset: 0x850

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.




6.3.1.17 ACL[5].SIZE

Address offset: 0x854

Size of region to protect counting from address ACL[5]. ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 5 in bytes. Must be a multiple of the flash page size.

6.3.1.18 ACL[5].PERM

Address offset: 0x858

Access permissions for region 5 as defined by start address ACL[5].ADDR and size ACL[5].SIZE

Note: This register can only be written once.




6.3.1.19 ACL[6].ADDR

Address offset: 0x860

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.




6.3.1.20 ACL[6].SIZE

Address offset: 0x864

Size of region to protect counting from address ACL[6]. ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




6.3.1.21 ACL[6].PERM

Address offset: 0x868

Access permissions for region 6 as defined by start address ACL[6].ADDR and size ACL[6].SIZE

Note: This register can only be written once.




6.3.1.22 ACL[7].ADDR

Address offset: 0x870

Start address of region to protect. The start address must be word-aligned.

Note: This register can only be written once.






6.3.1.23 ACL[7].SIZE

Address offset: 0x874

Size of region to protect counting from address ACL[7].ADDR. Writing a '0' has no effect.

Note: This register can only be written once.




Size of flash region 7 in bytes. Must be a multiple of the flash page size.

6.3.1.24 ACL[7].PERM

Address offset: 0x878

Access permissions for region 7 as defined by start address ACL[7].ADDR and size ACL[7].SIZE

Note: This register can only be written once.



6.4 CCM — AES CCM mode encryption

Cipher block chaining - message authentication code (CCM) mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication. The CCM terminology "Message authentication code (MAC)" is called the "Message integrity check (MIC)" in Bluetooth terminology and also in this document.

The CCM block generates an encrypted keystream that is applied to input data using the XOR operation and generates the four byte MIC field in one operation. CCM and RADIO can be configured to work synchronously. CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the radio. All operations can complete within the packet RX or TX time. CCM on this device is



implemented according to *Bluetooth* requirements and the algorithm as defined in IETF RFC3610, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in NIST Special Publication 800-38C. The *Bluetooth* specification describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for Bluetooth Low Energy.

The CCM block uses EasyDMA to load key counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

The AES CCM peripheral supports three operations: keystream generation, packet encryption, and packet decryption. These operations are performed in compliance with the *Bluetooth* AES CCM 128 bit block encryption, see *Bluetooth Core specification Version 4.0*.

The following figure illustrates keystream generation followed by encryption or decryption. The shortcut is optional.




Figure 31: Keystream generation

6.4.1 Keystream generation

A new keystream needs to be generated before a new packet encryption or packet decryption operation can start.

A keystream is generated by triggering the KSGEN task. An ENDKSGEN event is generated after the keystream has been generated.

Keystream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by CNFPTR on page 203. It is necessary to configure this pointer and its underlying data structure, and register MODE on page 202 before the KSGEN task is triggered.

The keystream will be stored in the AES CCM peripheral's temporary memory area, specified by the SCRATCHPTR on page 204, where it will be used in subsequent encryption and decryption operations.

For default length packets (MODE.LENGTH = Default), the size of the generated keystream is 27 bytes. When using extended length packets (MODE.LENGTH = Extended), register MAXPACKETSIZE on page 204 specifies the length of the keystream to be generated. The length of the generated keystream must be greater or equal to the length of the subsequent packet payload to be encrypted or decrypted. The maximum length of the keystream in extended mode is 251 bytes, which means that the maximum packet payload size is 251.

If a shortcut is used between the ENDKSGEN event and CRYPT task, pointer INPTR on page 203 and the pointers OUTPTR on page 203 must also be configured before the KSGEN task is triggered.

6.4.2 Encryption

The AES CCM periheral is able to read an unencrypted packet, encrypt it, and append a four byte MIC field to the packet.

During packet encryption, the AES CCM peripheral performs the following:

- Reads the unencrypted packet located in RAM address specified in the INPTR pointer
- Encrypts the packet
- Appends a four byte long Message Integrity Check (MIC) field to the packet



Encryption is started by triggering the CRYPT task with register MODE on page 202 set to ENCRYPTION. An ENDCRYPT event is generated when packet encryption is completed.

The AES CCM peripheral will also modify the length field of the packet to adjust for the appended MIC field. It adds four bytes to the length and stores the resulting packet in RAM at the address specified in pointer OUTPTR on page 203, see Encryption on page 194.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM peripheral.

AES CCM supports different widths of the LENGTH field in the data structure for encrypted packets. This is configured in register MODE on page 202.




Figure 32: Encryption

6.4.3 Decryption

The AES CCM peripheral is able to read an encrypted packet, decrypt it, authenticate the MIC field, and generate an appropriate MIC status.

During packet decryption, the AES CCM peripheral performs the following:

- Reads the encrypted packet located in RAM at the address specified in the INPTR pointer
- Decrypts the packet
- Authenticates the packet's MIC field
- Generates the appropriate MIC status

The packet header (S0) and payload are included in the MIC authentication.

Decryption is started by triggering the CRYPT task with register MODE on page 202 set to DECRYPTION. An ENDCRYPT event is generated when packet decryption is completed.

The AES CCM peripheral modifies the length field of the packet to adjust for the MIC field. It subtracts four bytes from the length and stores the decrypted packet in RAM at the address specified in the pointer OUTPTR, see Decryption on page 195.

CCM is only able to decrypt packet payloads that are at least five bytes long (one byte or more encrypted payload (EPL) and four bytes of MIC). CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3, or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM peripheral. These packets will always pass the MIC check.

CCM supports different widths of the LENGTH field in the data structure for decrypted packets. This is configured in register MODE on page 202.






Figure 33: Decryption

6.4.4 AES CCM and RADIO concurrent operation

The CCM peripheral is able to encrypt/decrypt data synchronously to data being transmitted or received on the radio.

In order for CCM to run synchronously with the radio, the data rate setting in register MODE on page 202 needs to match the radio data rate. The settings in this register apply whenever either the KSGEN or CRYPT tasks are triggered.

The data rate setting of register MODE on page 202 can also be overridden on-the-fly during an ongoing encrypt/decrypt operation by the contents of register RATEOVERRIDE on page 204. The data rate setting in this register applies whenever the RATEOVERRIDE task is triggered. This feature can be useful in cases where the radio data rate is changed during an ongoing packet transaction.

6.4.5 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM peripheral encrypts a packet on-the-fly while RADIO is transmitting it, RADIO must read the encrypted packet from the same memory location that the AES CCM peripheral is writing to.

The OUTPTR on page 203 pointer in the AES CCM must point to the same memory location as the PACKETPTR pointer in the radio, see Configuration of on-the-fly encryption on page 195.




Figure 34: Configuration of on-the-fly encryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before packet encryption begins.

For short packets (MODE.LENGTH = Default), the KSGEN task must be triggered before or at the same time as the START task in RADIO is triggered. In addition, the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 196. It uses a PPI connection between the READY event in RADIO and the KSGEN task in the AES CCM peripheral.

For long packets (MODE.LENGTH = Extended), the keystream generation needs to start earlier, such as when the TXEN task in RADIO is triggered.

Refer to Timing specification on page 205 for information about the time needed for generating a keystream.

NORDIC




Figure 35: On-the-fly encryption of short packets (MODE.LENGTH = Default) using a PPI connection

6.4.6 Decrypting packets on-the-fly in RADIO receive mode

When the AES CCM peripheral decrypts a packet on-the-fly while RADIO is receiving it, the AES CCM peripheral must read the encrypted packet from the same memory location that RADIO is writing to.

The INPTR on page 203 pointer in the AES CCM must point to the same memory location as the PACKETPTR pointer in RADIO, see Configuration of on-the-fly decryption on page 196.




Figure 36: Configuration of on-the-fly decryption

In order to match RADIO's timing, the KSGEN task must be triggered early enough to allow the keystream generation to complete before the decryption of the packet shall start.

For short packets (MODE.LENGTH = Default) the KSGEN task must be triggered no later than when the START task in RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by RADIO, the AES CCM peripheral will guarantee that the decryption is completed no later than when the END event in RADIO is generated.

This use-case is illustrated in On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection on page 197 using a PPI connection between the ADDRESS event in RADIO and the CRYPT task in the AES CCM peripheral. The KSGEN task is triggered from the READY event in RADIO through a PPI connection.

For long packets (MODE.LENGTH = Extended) the keystream generation will need to start even earlier, such as when the RXEN task in RADIO is triggered.

NORDIC

Refer to Timing specification on page 205 for information about the time needed for generating a keystream.




Figure 37: On-the-fly decryption of short packets (MODE.LENGTH = Default) using a PPI connection

6.4.7 CCM data structure

The CCM data structure is located in Data RAM at the memory location specified by the CNFPTR pointer register.

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most
		significant bit) Bit7: Ignored
	21	Ignored
	22	Ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV

Table 11: CCM data structure overview

The NONCE vector (as specified by the *Bluetooth* Core Specification) will be generated by hardware based on the information specified in the CCM data structure from CCM data structure overview on page 197.

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 12: Data structure for unencrypted packet



Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC

Table 13: Data structure for encrypted packet

MIC is not added to empty packets

6.4.8 EasyDMA and ERROR event

CCM implements an EasyDMA mechanism for reading and writing to RAM.

When the CPU and EasyDMA enabled peripherals access the same RAM block at the same time, increased bus collisions might disrupt on-the-fly encryption. This will generate an ERROR event.

EasyDMA stops accessing RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR, and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

6.4.9 Registers

Instances

Instance	Base address	Description
ССМ	0x4000F000	AES counter with CBC-MAC (CCM) mode block encryption

Register overview

Register	Offset	Description
TASKS_KSGEN	0x000	Start generation of keystream. This operation will stop by itself when completed.
TASKS_CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
TASKS_STOP	0x008	Stop encryption/decryption
TASKS_RATEOVERRIDE	0x00C	Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any
		ongoing encryption/decryption
EVENTS_ENDKSGEN	0x100	Keystream generation complete
EVENTS_ENDCRYPT	0x104	Encrypt/decrypt complete
EVENTS_ERROR	0x108	CCM error event
		This register is deprecated.
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding the AES key and the NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x514	Pointer to data area used for temporary storage






Register	Offset	Description
MAXPACKETSIZE	0x518	Length of keystream generated when MODE.LENGTH = Extended
RATEOVERRIDE	0x51C	Data rate override setting.

6.4.9.1 TASKS KSGEN

Address offset: 0x000


Start generation of keystream. This operation will stop by itself when completed.



6.4.9.2 TASKS_CRYPT

Address offset: 0x004


Start encryption/decryption. This operation will stop by itself when completed.



6.4.9.3 TASKS STOP

Address offset: 0x008

Stop encryption/decryption



6.4.9.4 TASKS RATEOVERRIDE

Address offset: 0x00C

Override DATARATE setting in MODE register with the contents of the RATEOVERRIDE register for any ongoing encryption/decryption




Bit n	umber			31 30 29 28 27 26	25 24 2	3 22 21	. 20 19	9 18 1	7 16	15 1	4 13	12	11 10	9	8	7 6	5	4	3 2	1 0
ID																				Α
Rese	t 0x000	00000		0 0 0 0 0 0	0 0	0 0	0 0	0 (0 0	0 (0 0	0	0 0	0	0	0 0	0	0	0 0	0 0
Α	W	TASKS_RATE	OVERRIDE		(verride	DATAI	RATE :	settir	ng in I	MOE	E re	giste	r wit	th th	ie co	nten	ts o	f the	
					F	ATEOVE	RRIDE	regis	ter fo	or any	y on	going	enc	rypt	ion/	decr	yptio	on		
			Trigger	1	7	rigger ta	ask													

6.4.9.5 EVENTS_ENDKSGEN

Address offset: 0x100


Keystream generation complete



6.4.9.6 EVENTS_ENDCRYPT

Address offset: 0x104

Encrypt/decrypt complete




6.4.9.7 EVENTS_ERROR (Deprecated)

Address offset: 0x108

CCM error event

This register is deprecated.






6.4.9.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



6.4.9.9 INTENSET

Address offset: 0x304


Enable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENDKSGEN			Write '1' to enable interrupt for event ENDKSGEN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDCRYPT			Write '1' to enable interrupt for event ENDCRYPT
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ERROR			Write '1' to enable interrupt for event ERROR
					This register is deprecated.
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.4.9.10 INTENCLR

Address offset: 0x308

Disable interrupt





Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			СВА
Reset 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field V			
C	Disabled	0	Read: Disabled
E	Enabled	1	Read: Enabled
C RW ERROR			Write '1' to disable interrupt for event ERROR
			This register is deprecated.
C	Clear	1	Disable
D	Disabled	0	Read: Disabled
E	Enabled	1	Read: Enabled

6.4.9.11 MICSTATUS

Address offset: 0x400 MIC check result

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	MICSTATUS			The result of the MIC check performed during the previous decryption
					operation
			CheckFailed	0	MIC check failed
			CheckPassed	1	MIC check passed

6.4.9.12 ENABLE

Address offset: 0x500

Enable

Bit no	umber			31 30	0 29 2	28 27	26 2	25 2	4 23	22	21 2	20 19	9 18	3 17	16 1	.5 14	13	12	11 :	10 9	8	7	6	5	4	3	2	1 0
ID																											,	A A
Rese	t 0x000	00000		0 0	0	0 0	0	0 (0 0	0	0	0 0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0 (0
ID																												
Α	RW	ENABLE							En	able	or	disal	ble (ССМ														
			Disabled	0					Di	sabl	е																	
			Enabled	2					En	able	2																	

6.4.9.13 MODE

Address offset: 0x504

Operation mode

Bit numbe	er		31 3	30 29	28	27	26	25	24	23	22	21 2	20	19	18 :	17 1	16 1	5 1	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3	2	1 0
ID									С							В	В														Α
Reset 0x0	0000001		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0	0	0 1
ID R/																															
A- RV	V MODE									The	e m	ode	of	оре	erat	ion	to l	oe ι	ised	d. Se	ettir	ıgs i	n th	is r	egi	ster	r ap	ply	wh	ene	ver
										eitl	her	the	KS	GEN	l ta	sk c	r th	ne C	RYI	PT ta	sk	is tr	igge	red	l.						
		Encryption	0							AES	s co	M	pac	ket	end	cryp	tio	n m	ode	9											



Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B B
Rese	t 0x000	00001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Decryption	1	AES CCM packet decryption mode
В	RW	DATARATE			Radio data rate that the CCM shall run synchronous with
			1Mbit	0	1 Mbps
			2Mbit	1	2 Mbps
			125Kbps	2	125 kbps
			500Kbps	3	500 kbps
С	RW	LENGTH			Packet length configuration
			Default	0	Default length. Effective length of LENGTH field in encrypted/decrypted
					packet is 5 bits. A keystream for packet payloads up to 27 bytes will be
					generated.
			Extended	1	Extended length. Effective length of LENGTH field in encrypted/decrypted
					packet is 8 bits. A keystream for packet payloads up to MAXPACKETSIZE
					bytes will be generated.

6.4.9.14 CNFPTR

Address offset: 0x508

Pointer to data structure holding the AES key and the NONCE vector

Bit n	umber		31	30 29	28	27	26 2	5 2	4 23	22	21	20 1	9 18	3 17	16	15 1	L4 1	.3 12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID			А	A A	Α	Α	A A	Δ /	ΔА	Α	Α	A A	A A	Α	Α	Α	Α.	А А	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	Α
Rese	t 0x000	00000	0	0 0	0	0	0 () (0 0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0
ID																													
Α	RW	CNFPTR							Po	inte	r to	the	data	str	uctı	ıre l	nolo	ling	he	AES	ke	y ar	nd t	he	CCN	ΛN	ONC	E	
									ve	ctor	(se	e tal	ole C	CM	dat	a st	ruct	ure	ove	rvie	w)								

6.4.9.15 INPTR

Address offset: 0x50C

Input pointer

Bit nu	mber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	16 :	15 :	14	13	12 :	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																	
Α	RW	INPTR									Inp	out	poi	nter																			

6.4.9.16 OUTPTR

Address offset: 0x510

Output pointer


Bit nu	mber		31	1 30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16 1	15 3	L4 :	13 1	12 1	11 :	10	9	8	7	6	5	4	3	2	1 ()
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	4
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ()
ID																																		
Α	RW	OUTPTR									Οι	itpu	ıt p	oint	er																			



6.4.9.17 SCRATCHPTR

Address offset: 0x514


Pointer to data area used for temporary storage



6.4.9.18 MAXPACKETSIZE

Address offset: 0x518

Length of keystream generated when MODE.LENGTH = Extended




6.4.9.19 RATEOVERRIDE

Address offset: 0x51C

Data rate override setting.

Override value to be used instead of the setting of MODE.DATARATE. This override value applies when the RATEOVERRIDE task is triggered.





6.4.10 Electrical specification

6.4.10.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{kgen}	Time needed for keystream generation (given priority access to destination			50	μs
	RAM block)				

6.5 COMP — Comparator

The comparator (COMP) compares an input voltage (VIN+) against a second input voltage (VIN-). VIN+ can be derived from an analog input pin (AINO-AIN7). VIN- can be derived from multiple sources depending on the operation mode of the comparator.

The main features of COMP are the following:

- Input range from 0 V to VDD
- Single-ended mode
 - Fully flexible hysteresis using a 64-level reference ladder
- Differential mode
 - · Configurable hysteresis
- Reference inputs (VREF):
 - VDD
 - External reference from AINO to AIN7 (between 0 V and VDD)
 - Internal references 1.2 V, 1.8 V, and 2.4 V
- Three speed/power consumption modes:
 - Low-power
 - Normal
 - High-speed
- Event generation on output changes
 - UP event on VIN- > VIN+
 - DOWN event on VIN- < VIN+
 - · CROSS event on VIN+ and VIN- crossing
 - READY event on core and internal reference (if used) ready






Figure 38: Comparator overview

Once enabled (using the ENABLE register), the comparator is started by triggering the START task and stopped by triggering the STOP task. The comparator will generate a READY event to indicate when it is ready for use and the output is correct. The delay between START and READY is t_{INT_REF,START} if an internal reference is selected, or t _{COMP,START} if an external reference is used. When the COMP module is started, events will be generated every time VIN+ crosses VIN-.

Operation modes

The comparator can be configured to operate in two main operation modes: differential mode and single-ended mode. See the MODE register for more information. In both operation modes, the comparator can operate in different speed and power consumption modes (low-power, normal and high-speed). High-speed mode will consume more power compared to low-power mode, and low-power mode will result in slower response time compared to high-speed mode.

Use the PSEL register to select any of the AINO-AIN7 pins as VIN+ input, regardless of the operation mode selected for the comparator. The source of VIN- depends on which of the following operation mode are used:

- Differential mode Derived directly from AIN0 to AIN7
- Single-ended mode Derived from VREF. VREF can be derived from VDD, AINO-AIN7 or internal 1.2 V,
 1.8 V and 2.4 V references.

The selected analog pins will be acquired by the comparator once it is enabled.

An optional hysteresis on VIN+ and VIN- can be enabled when the module is used in differential mode through the HYST register. In single-ended mode, VUP and VDOWN thresholds can be set to implement a hysteresis using the reference ladder (see Comparator in single-ended mode on page 208). This hysteresis is in the order of magnitude of V_{DIFFHYST}, and shall prevent noise on the signal to create unwanted events. See Hysteresis example where VIN+ starts below VUP on page 209 for an illustration of the effect of an active hysteresis on a noisy input signal.

An upward crossing will generate an UP event and a downward crossing will generate a DOWN event. The CROSS event will be generated every time there is a crossing, independent of direction.

The immediate value of the comparator can be sampled to RESULT register by triggering the SAMPLE task.



6.5.1 Differential mode

In differential mode, the reference input VIN- is derived directly from one of the AINx pins.

Before enabling the comparator via the ENABLE register, the following registers must be configured for the differential mode:

- PSEL
- MODE
- EXTREFSEL




Figure 39: Comparator in differential mode

Note: Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When the HYST register is turned on during this mode, the output of the comparator and associated events do the following:

- Change from ABOVE to BELOW when VIN+ drops below VIN- (V_{DIFFHYST}/2)
- Change from BELOW to ABOVE when VIN+ raises above VIN- + (VDIFFHYST/2)

This behavior is illustrated in the following figure.




Figure 40: Hysteresis enabled in differential mode



6.5.2 Single-ended mode

In single-ended mode, VIN- is derived from the reference ladder.

Before enabling the comparator via the ENABLE register, the following registers must be configured for the single-ended mode:

- PSEL
- MODE
- REFSEL
- EXTREFSEL
- TH

The reference ladder uses the reference voltage (VREF) to derive two new voltage references, VUP and VDOWN. VUP and VDOWN are configured using THUP and THDOWN respectively in the TH register. VREF can be derived from any of the available reference sources, configured using the EXTREFSEL and REFSEL registers as shown in the following figure. When AREF is selected in the REFSEL register, the EXTREFSEL register is used to select one of the AINO-AIN7 analog input pins as reference input. The selected analog pins will be acquired by the comparator once it is enabled.




Figure 41: Comparator in single-ended mode

Note: Depending on the device, not all the analog inputs may be available for each MUX. See definitions for PSEL and EXTREFSEL for more information about which analog pins are available on a particular device.

When the comparator core detects that VIN+ > VIN-, i.e. ABOVE as per the RESULT register, VIN- will switch to VDOWN. When VIN+ falls below VIN- again, VIN- will be switched back to VUP. By specifying VUP larger than VDOWN, a hysteresis can be generated as illustrated in the following figures.

Writing to HYST has no effect in single-ended mode, and the content of this register is ignored.






Figure 42: Hysteresis example where VIN+ starts below VUP




Figure 43: Hysteresis example where VIN+ starts above VUP

6.5.3 Registers

Instances

Instance	Base address	Description
COMP	0x40013000	General purpose comparator




Register overview

Register	Offset	Description
TASKS_START	0x000	Start comparator
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	COMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	COMP enable
PSEL	0x504	Pin select
REFSEL	0x508	Reference source select for single-ended mode
EXTREFSEL	0x50C	External reference select
ТН	0x530	Threshold configuration for hysteresis unit
MODE	0x534	Mode configuration
HYST	0x538	Comparator hysteresis enable

6.5.3.1 TASKS_START

Address offset: 0x000


Start comparator



6.5.3.2 TASKS STOP

Address offset: 0x004

Stop comparator




6.5.3.3 TASKS_SAMPLE

Address offset: 0x008
Sample comparator value







6.5.3.4 EVENTS READY

Address offset: 0x100


COMP is ready and output is valid

Bit nu	mber			31 30 2	9 28 2	27 26	25	24 23	3 22	21 2	20 19	9 18	17	16 1	5 14	13	12 3	11 10	9	8	7	6	5	4 3	2	1	0
ID																											Α
Reset	0x000	00000		0 0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0 (0	0	0
ID																											
Α	RW	EVENTS_READY						C	OMP	is re	eady	and	out	put	is va	lid											
			NotGenerated	0				Ev	vent	not ${\mathfrak g}$	gene	erate	d														
			Generated	1				E۱	vent	gene	erate	ed															

6.5.3.5 EVENTS_DOWN

Address offset: 0x104


Downward crossing



6.5.3.6 EVENTS UP

Address offset: 0x108

Upward crossing




6.5.3.7 EVENTS_CROSS

Address offset: 0x10C

Downward or upward crossing

4413_417 v1.11 211 NOR



6.5.3.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	umber			31	30 2	9 2	8 27	26	25	24	23	22	21	20 1	19 1	8 1	7 1	5 15	14	13	12	11 1	.0 9	8	7	6	5	4	3 2	2 1	. 0
ID																												Е	D (СВ	A
Reset	t 0x000	00000		0	0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0
ID																															
Α	RW	READY_SAMPLE									Sho	orto	cut b	etw	veer	ı ev	ent	RE/	NDY	and	l tas	k S/	AMF	PLE							
			Disabled	0							Disa	abl	le sh	orto	cut																
			Enabled	1							Ena	able	e sh	ortc	ut																
В	RW	READY_STOP									Sho	orto	cut b	etw	veer	ı ev	ent	RE/	NDY	and	l tas	k S1	ОР								
			Disabled	0							Disa	abl	le sh	orto	cut																
			Enabled	1							Ena	able	e sh	ortc	ut																
С	RW	DOWN_STOP									Sho	orto	cut b	etw	veer	ı ev	ent	DO	WN	and	d ta	sk S	ГОР								
			Disabled	0							Disa	abl	le sh	orto	cut																
			Enabled	1							Ena	able	e sh	ortc	ut																
D	RW	UP_STOP									Sho	orto	cut b	etw	veer	ı ev	ent	UP	and	tas	k ST	ОР									
			Disabled	0							Disa	abl	le sh	orto	cut																
			Enabled	1							Ena	able	e sh	ortc	ut																
E	RW	CROSS_STOP									Sho	orto	cut b	etw	veer	ı ev	ent	CRO	oss	and	l tas	k S1	ОР								
			Disabled	0							Disa	abl	le sh	orto	cut																
			Enabled	1							Ena	able	e sh	ortc	ut																

6.5.3.9 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Enable or disable interrupt for event READY
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	DOWN			Enable or disable interrupt for event DOWN
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	UP			Enable or disable interrupt for event UP
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	CROSS			Enable or disable interrupt for event CROSS
			Disabled	0	Disable
D	RW	CROSS			Enable or disable interrupt for event CROSS



ID R/W FIEID	Enabled	value 1	Description Enable			_
Reset 0x00000000		Value	0 0 0 0 0 0 0 0 0	00000	0 0 0 0 0 0	0 0 0 0 0 0
ID						D C B
Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 1	8 17 16 15 14 13 1	12 11 10 9 8 7	7 6 5 4 3 2 1

6.5.3.10 INTENSET

Address offset: 0x304 Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
					Description
Α	RW	READY			Write '1' to enable interrupt for event READY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to enable interrupt for event DOWN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to enable interrupt for event UP
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to enable interrupt for event CROSS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.5.3.11 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 30	29 2	8 27 2	26 25	24 2	23 22	2 21	. 20 :	19 :	18 17	7 16	15	14 1	13 :	12 1	1 1	0 9	8	7	6	5	4 3	3 2	1	0
ID																									[) (В	Α
Rese	t 0x00000	000		0 0	0 0	0 0	0 0	0	0 0	0	0	0	0 0	0	0	0	0	0 () (0 0	0	0	0	0	0 (0	0	0
Α	RW F	READY						١	Vrite	'1'	to di	isab	ole in	terr	upt	for e	eve	nt R	EAI	DΥ								
			Clear	1				[Disab	le																		
			Disabled	0				F	Read:	: Dis	sable	d																
			Enabled	1				F	Read:	: En	able	d																
В	RW D	DOWN						١	Vrite	'1'	to di	isab	ole in	terri	upt	for e	eve	nt D	OW	۷N								
			Clear	1					Disab	le																		
			Disabled	0				F	Read:	: Dis	sable	d																
			Enabled	1				F	Read:	: En	able	d																
С	RW L	JP						١	Vrite	'1'	to di	isab	ole in	terri	upt	for e	eve	nt U	Р									
			Clear	1				[Disab	le																		
			Disabled	0				F	Read:	: Dis	sable	d																
			Enabled	1				F	Read:	: En	able	d																





Bit nu	mber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					D C B
Reset	0x0000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
D	RW	CROSS			Write '1' to disable interrupt for event CROSS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.5.3.12 RESULT

Address offset: 0x400

Compare result

Bit nu	umber			31 30 29	28 27	26 25	24 23	3 22	21 2	20 19	9 18	17 1	.6 15	14	13 1	2 13	1 10	9	8	7	6	5 -	4 3	2	1	0
ID																										Α
Reset	t 0x000	00000		0 0 0	0 0	0 0	0 0	0	0	0 0	0	0 (0 0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0
ID																										
Α	R	RESULT					Re	esult	of la	ast co	ompa	are.	Deci	sion	poir	nt SA	MP	LE ta	ask.							
			Below	0			In	put	volta	ige is	s belo	ow t	he th	res	hold	(VIN	l+ <	VIN	-)							
			Above	1			In	put	volta	age is	s abo	ve t	he th	res	hold	(VIN	l+ >	VIN	-)							

6.5.3.13 ENABLE

Address offset: 0x500

COMP enable

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENABLE			Enable or disable COMP
			Disabled	0	Disable
			Enabled	2	Enable

6.5.3.14 PSEL

Address offset: 0x504

Pin select

Bit no	umber			31 30 29 28 27	26 25 24	23 22	2 21 20	19 18	8 17 1	16 15	14 1	13 12	11	10 9	8	7	6	5	4	3 2	2 1	. 0
ID																				,	Δ Δ	A A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0	0	0	0 (0	0
ID																						
Α	RW	PSEL				Analo	og pin s	elect														
			AnalogInput0	0		AIN0	selecte	ed as a	analo	g inpu	t											
			AnalogInput1	1		AIN1	selecte	ed as a	analo	g inpu	t											
			AnalogInput2	2		AIN2	selecte	ed as a	analo	g inpu	t											
			AnalogInput3	3		AIN3	selecte	ed as a	analo	g inpu	t											
			AnalogInput4	4		AIN4	selecte	ed as a	analo	g inpu	t											
			AnalogInput5	5		AIN5	selecte	ed as a	analo	g inpu	t											
			AnalogInput6	6		AIN6	selecte	ed as a	analo	g inpu	t											



		AnalogInnut7	7	AIN7 selected as analog input
ID A A	ID R/W Field			
	Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
St 30 25 26 27 20 23 24 23 22 21 20 15 16 17 10 13 14 13 12 11 10 5 6 7 0 3 4 5 2 1	ID			ААА
Dit number 21 20 20 27 26 26 24 22 22 21 20 10 10 10 17 16 16 14 12 12 11 10 0 0 7 6 6 4 2 2 2 1	Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.5.3.15 REFSEL

Address offset: 0x508

Reference source select for single-ended mode

Bit no	umber			31 3	0 29 2	28 27	26	25 2	24 2	23 22	2 21	20	19	18 1	7 1	6 1	5 14	13	12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID																												Α	A A
Rese	t 0x000	00004		0 (0 0	0 0	0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	1	0 0
ID																													
Α	RW	REFSEL							F	Refer	enc	e se	lect	:															
			Int1V2	0					\	/REF	= in	nterr	nal 1	1.2 \	/ ref	ere	nce	(VE)D >	= 1	.7 V)								
			Int1V8	1					١	/REF	= in	nterr	nal 1	1.8 \	/ ref	ere	nce	(VE)D >	-= V	'REF	+ 0.	2 V)						
			Int2V4	2					١	/REF	= in	nterr	nal 2	2.4 \	/ re	ere	nce	(VE)D >	-= V	REF	+ 0.	2 V)						
			VDD	4					١	/REF	= V	/DD																	
			ARef	5					١	/REF	= A	REF																	

6.5.3.16 EXTREFSEL

Address offset: 0x50C


External reference select

Bit nu	ımber			31 3	80 29	28	27 2	26 2	5 24	1 23	22 2	21 20	19	18 3	17 16	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	. 0
ID																											Д	A	A A
Rese	0x000	00000		0	0 0	0	0	0 (0 0	0	0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
ID																													
Α	RW	EXTREFSEL								Ext	erna	al ana	alog	refe	renc	e se	lect												
			AnalogReference0	0						Use	e AIN	NO as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference1	1						Use	e AIN	N1 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference2	2						Use	e AIN	N2 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference3	3						Use	e AIN	N3 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference4	4						Use	e AIN	N4 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference5	5						Use	e AIN	N5 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference6	6						Use	e AIN	N6 as	ext	erna	l ana	log	refe	ren	ce										
			AnalogReference7	7						Use	e AIN	N7 as	ext	erna	l ana	log	refe	ren	ce										

6.5.3.17 TH

Address offset: 0x530

Threshold configuration for hysteresis unit








6.5.3.18 MODE


Address offset: 0x534 Mode configuration



6.5.3.19 HYST

Address offset: 0x538

Comparator hysteresis enable



6.5.4 Electrical specification

6.5.4.1 COMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{PROPDLY,LP}	Propagation delay, Low-power mode ¹⁵		0.6		μs
t _{PROPDLY,N}	Propagation delay, Normal mode ¹⁵		0.2		μs
t _{PROPDLY,HS}	Propagation delay, High-speed mode ¹⁵		0.1		μs
$V_{DIFFHYST}$	Optional hysteresis applied to differential input	20	30	80	mV
$V_{VDD-VREF}$	Required difference between VDD and a selected VREF, VDD > VREF	0.3			V
t _{INT_REF,START}	Startup time for the internal bandgap reference		50	80	μs
E _{INT_REF}	Internal bandgap reference error	-3		3	%
V _{INPUTOFFSET}	Input offset	-10		10	mV
t _{COMP,START}	Startup time for the comparator core		3		μs



Propagation delay is with 10 mV overdrive.

6.6 CRYPTOCELL — Arm TrustZone CryptoCell 310

Arm TrustZone CryptoCell 310 (CRYPTOCELL) is a security subsystem providing root of trust (RoT) and cryptographic services for a device.




Figure 44: CRYPTOCELL block diagram

The following cryptographic features are among the functionality that can be supported:

- True random number generator (TRNG) compliant with FIPS 140-2, BSI AIS-31, and NIST 800-90B.
- Pseudorandom number generator (PRNG) using underlying AES engine compliant with NIST 800-90A
- RSA public key cryptography
 - Signature verification up to key sizes of 2048 bits
 - Key generation up to key sizes of 2048 bits
 - PKCS#1 v2.1/v1.5
- Elliptic curve cryptography (ECC)
 - NIST FIPS 186-4 recommended curves using pseudorandom parameters, up to 521 bits:
 - Prime field: P-192, P-224, P-256, P-384, P-521
 - SEC 2 recommended curves using pseudorandom parameters, up to 521 bits:
 - Prime field: secp160r1, secp192r1, secp224r1, secp256r1, secp384r1, secp521r1
 - Koblitz curves using fixed parameters, up to 256 bits:
 - Prime field: secp160k1, secp192k1, secp224k1, secp256k1
 - Brainpool curves:
 - Prime field: BrainpoolP256r1
 - Edwards/Montgomery curves:



- Ed25519, Curve25519
- ECDH/ECDSA support
- Secure remote password protocol (SRP), up to 3072 bits operations
- Hashing functions
 - SHA-1, SHA-2 up to 256 bits
 - Keyed-hash message authentication code (HMAC)
- · AES symmetric encryption
 - General purpose AES engine (encrypt/decrypt, sign/verify)
 - 128 bits key size
 - Supported encryption modes: ECB, CBC, CMAC/CBC-MAC, CTR, CCM/CCM*
- ChaCha20/Poly1305 symmetric encryption
 - 128 and 256 bits key size
 - · Authenticated encryption with associated data (AEAD) mode

6.6.1 Disclaimer

This section contains an important disclaimer about the CRYPTOCELL subsystem documentation.

The CRYPTOCELL subsystem is recommended for use with the libraries in the Nordic Semiconductor ASA SDK. These libraries are tested and verified to work with the CRYPTOCELL subsystem hardware. The CRYPTOCELL subsystem documentation and register descriptions are for reference only and can be used for modifying the Nordic supplied SDK libraries or implementing new features.

Nordic Semiconductor ASA reserves the right to change the CRYPTOCELL documentation and register descriptions without further notice. Changes will not trigger erratas and will not be seen as changing form/fit/function of the device.

Please note that Nordic cannot support questions directly related to the register interface or modification of the source code implementation. Nordic provide support for the top-level API in the software library distributed as part of the device SDK.

6.6.2 Usage

The CRYPTOCELL subsystem is a hardware and software solution where software is delivered as libraries in Nordic device SDKs. Recommended usage of the CRYPTOCELL subsystem is to use the SDK library implementation available for the device. The CRYPTOCELL subsystem is documented for reference purpose only, please see section Disclaimer on page 218 for more information.

To enable CRYPTOCELL, use register ENABLE on page 224. The device will not enter the System ON IDLE mode until CRYPTOCELL has been disabled, see POWER — Power supply on page 81 for more information. The Nordic SDK software library automatically controls enabling and disabling of the CRYPTOCELL subsystem as a part of its function calls.

6.6.3 Security configuration

CRYPTOCELL has internal storage for its security configuration, which is preserved even if CRYPTOCELL is disabled.

The following configuration settings are retained:

- Device life cycle state (LCS)
- Various lock bits
- 128 bits device root key, K_{DR}, see Device root key on page 220

Any reset source will erase the CRYPTOCELL internal storage, see Reset on page 89 for more information.



6.6.3.1 Lifecycle state (LCS)

Lifecycle refers to the multiple states a device goes through during its lifetime. DebugEnable and Secure are the two CRYPTOCELL lifecycle states available to the device.

The CRYPTOCELL lifecycle state (LCS) is controlled through register HOST_IOT_LCS on page 301. The LCS is configured by writing either <code>DebugEnable</code> or <code>Secure</code> to the LCS field of this register. To validate that the register is configured correctly, read back the read-only field LCS_IS_VALID from the register <code>HOST_IOT_LCS</code> on page 301. The LCS_IS_VALID field will change from <code>Invalid</code> to <code>Valid</code> once a valid LCS value is written.

The following debug override functionality is available if LCS is configured as <code>DebugEnable</code>:

- Registers HOST_IOT_KDR0 through HOST_IOT_KDR3 can be written multiple times.
- The TRNG output can be overridden. This is done by writing the desired value to register EHR_DATA[0] through EHR_DATA[5] in RNG engine. If LCS is configured as Secure, registers EHR_DATA are readonly and its content is randomly generated by the RNG engine.

LCS field value	LCS_IS_VALID field value	Description
Secure	Invalid	Default reset value indicating that LCS has not been configured.
Secure	Valid	LCS set to Secure mode, and LCS is valid. Registers HOST_IOT_KDR0 through HOST_IOT_KDR3 can only be
		written once. Any additional writes are ignored.
DebugEnable	Valid	LCS set to DebugEnable mode, and LCS is valid. Registers HOST_IOT_KDR0 through HOST_IOT_KDR3 can be
		written multiple times.

Table 14: Lifecycle states

6.6.4 Cryptographic flow

The following section describe a typical cryptographic flow for the CRYPTOCELL subsystem.

- 1. Enable CRYPTOCELL subsystem as described in Usage on page 218.
- 2. Perform clock control for the desired cryptographic engine(s) as described in Power and clock on page 221.
- 3. Configure the desired cryptographic mode as described in CTL interface on page 286.
- **4.** Depending on the selected cryptographic mode the active engine(s) must be configured, including which cryptographic key to use as described in Cryptographic key selection on page 219.
- 5. Optionally configure DMA engines as described in Direct memory access (DMA) on page 220.
- 6. Initiate the operation, and wait for an event as described in Interrupt handling on page 221.
- **7.** Check status register(s) for the active engine(s).

6.6.5 Cryptographic key selection

The CRYPTOCELL subsystem can operate on different cryptographic keys.

6.6.5.1 Hardware unique keys

The AES engine can be instructed to use different key input sources.

The cryptographic key input for the AES engine on page 224 can either be a hard-coded RTL key referred to as K_{PRTL} , a device root key referred to as K_{DR} which is typically programmed into CRYPTOCELL during boot by an immutable bootloader, or a session key provided runtime by the application .

Register HOST_CRYPTOKEY_SEL on page 299 selects one of the following keys for the AES cryptographic operations:

- RTL key K_{PRTI}
- Device root key K_{DR}
- Session key



6.6.5.1.1 RTL key

CRYPTOCELL contains one hard-coded RTL key referred to as K_{PRTL}. This key is set to the same value for all devices with the same part code and cannot be changed.

CRYPTOCELL can perform cryptographic operations using the K_{PRTL} key without a bootloader or application having access to the key value itself. Usage of K_{PRTL} can be disabled until next reset by writing to register HOST_IOT_KPRTL_LOCK on page 299. If a locked K_{PRTL} key is requested, a zero vector key will be used by the AES engine instead.

6.6.5.1.2 Device root key

The device root key, K_{DR} , is a 128 bits AES key typically programmed by an immutable bootloader as part of the CRYPTOCELL initialization process during device boot sequence. It is kept in the CRYPTOCELL internal storage until the next reset.

To configure the K_{DR} key, write the key value into registers HOST_IOT_KDR0 through HOST_IOT_KDR3. These registers are write-only when LCS is set to <code>DebugEnable</code> mode, and write-once when LCS is set to <code>Secure</code> mode. The K_{DR} key value is kept when the read-back value of register HOST_IOT_KDR0 is <code>Retained</code>. Once configured, CRYPTOCELL can perform cryptographic operations using the K_{DR} key without an updatable bootloader or application having access to the key value itself.

The K_{DR} key should be protected by the immutable bootloader using ACL — Access control lists on page 182

6.6.5.2 Session keys

Session keys are supported by the AES and CHACHA engine.

Before starting a cryptographic operation using a session key, the desired key value must be written in clear-text by the CPU into the write-only key registers of the corresponding engine. One session key can be overwritten by another as long as the write order of the write-only key registers are respected. Please refer to the corresponding chapter of each cryptographic engine for more information about write order.

The AES engine on page 224 supports 128 bits session keys, and CHACHA engine on page 234 supports 128/256 bits session keys.

The last written session key for each engine is retained until CRYPTOCELL is disabled, the engine is reset, or the device is reset.

6.6.5.3 Asymmetric keys

Asymmetric cryptographic keys are supported by the PKA engine.

Before starting a cryptographic operation using an asymmetric key, the desired key value must be written into the PKA SRAM together with the payload.

See PKA engine on page 253 for more information.

6.6.6 Internal memories

CRYPTOCELL contains two dedicated memory blocks; one 4 kB SRAM block for the PKA engine calculations, and one 2 kB SRAM block for the RNG engine entropy collector.

See PKA SRAM on page 257 and RNG SRAM on page 273 for more information about these dedicated memory blocks.

6.6.7 Direct memory access (DMA)

CRYPTOCELL support direct memory access (DMA) to allow cryptographic operations on memory mapped regions without involving the CPU.

The following table indicates which memory is accessible by CRYPTOCELL DMA engines.



Memory type	Read	Write
SRAM	Yes	Yes
Flash	No	No
External flash (QSPI)	No	No

Table 15: DMA transaction types

Data stored in a memory type not accessible by CRYPTOCELL DMA engines must be copied to an accessible memory type before it can be processed by the CRYPTOCELL subsystem. Maximum DMA transaction size is limited to 2^{16} -1 bytes.

The CRYPTOCELL DMA engine can also run in Bypass mode, meaning data is read and written without being piped through a cryptographic engine. Thus CRYPTOCELL can act as a general purpose DMA engine for moving data.

Operating the DMA engines in Bypass mode involve the following steps:

- 1. Enable DMA engines clock using register DMA_CLK on page 303.
- 2. Configure cryptographic control for Bypass mode using register CRYPTO_CTL on page 286.
- 3. Set the the output destination address and size of the receiving buffer.
- **4.** Start the DMA transaction by configuring the input source address and the number of bytes to transfer.
- **5.** Status of the DMA transaction can be monitored by either polling register DOUT_DMA_MEM_BUSY on page 293, or by unmasking the interrupt for field DOUT_TO_MEM_MASK in register IMR on page 296.

See DIN DMA engine on page 288 and DOUT DMA engine on page 292 for more information.

6.6.8 Power and clock

Power and clock management of the CRYPTOCELL subsystem is handled automatically in hardware, as long as the neccessary conditions are fulfilled by software.

Clock gating

CRYPTOCELL implements separate clock domains for each cryptographic engine. Internal clock gating control is handled through the MISC interface on page 302, as well as register RNG_CLK on page 284. The registers of a cryptographic engine are only accessible when its clock is enabled.

Power gating

CRYPTOCELL must be disabled to ensure lowest possible power consumption when the subsystem is not needed.

The CRYPTOCELL subsystem power is controlled through register ENABLE on page 224. Even though external clock input is gated away automatically by hardware, the CRYPTOCELL subsystem power will still be enabled. To initiate a full power-down sequence software must perform the following steps:

- 1. Make sure there are no pending tasks
- 2. Clear all pending interrupts in register RNG_ICR on page 278 and register ICR on page 297.
- 3. Disable CRYPTOCELL subsystem using register ENABLE on page 224.

6.6.9 Interrupt handling

CRYPTOCELL triggers interrupt once processing is complete.

See register IRR on page 296 for more information on which CRYPTOCELL subsystem components are able to trigger an interrupt request.



To clear the IRQ line when an interrupt has occurred, the relevant interrupt bit in register ICR on page 297 must be cleared. Interrupt sources can be masked using register IMR on page 296. If an interrupt source is masked, no interrupt request will be triggered.

In addition if field RNG_INT in register IRR on page 296 is asserted, the relevant RNG engine interrupt bit in register RNG_ICR on page 278 must be cleared *before* clearing that interrupt bit in register ICR on page 297 as described above.

The figure below shows how the CRYPTOCELL subsystem interrupt handling is designed and how it is connected to the NVIC module in the CPU.




Figure 45: CRYPTOCELL interrupt handling

6.6.10 Standards

Arm TrustZone CryptoCell 310 (CRYPTOCELL) is compliant with the protocol specifications and standards shown in the following table.



Algorithm family	Identification code	Document title
TRNG	NIST SP 800-90B	Recommendation for the Entropy Sources Used for Random Bit Generation
	BSI AIS-31	Functionality Classes and Evaluation Methodology for True Random Number Generators
	FIPS 140-2	Security Requirements for Cryptographic Modules
PRNG	NIST SP 800-90A	Recommendation for Random Number Generation Using Deterministic Random Bit Generators
Stream cipher	Chacha	ChaCha, a variant of Salsa20, Daniel J. Bernstein, January 28th 2008
MAC	Poly1305	The Poly1305-AES message-authentication code, Daniel J. Bernstein
		Cryptography in NaCl, Daniel J. Bernstein
Key agreement	SRP	The Secure Remote Password Protocol, Thomas Wu, November 11th 1997
Key derivation	NIST SP 800-108	Recommendation for Key Derivation Using Pseudorandom Functions.
AES	FIPS-197	Advanced Encryption Standard (AES). Compliant with 128 bits key size only
	NIST SP 800-38A	Recommendation for Block Cipher Modes of Operation - Methods and Techniques
	NIST SP 800-38B	Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication
	NIST SP 800-38C	Recommendation for Block Cipher Modes of Operation: The CCM Mode for Authentication and Confidentiality
	ISO/IEC 9797-1	AES CBC-MAC per ISO/IEC 9797-1 MAC algorithm 1
	IEEE 802.15.4-2011	IEEE Standard for Local and metropolitan area networks - Part 15.4: Low-Rate Wireless Personal Area
		Networks (LR-WPANs), Annex B.4: Specification of generic CCM* mode of operation
Hash	FIPS 180-4	Secure Hash Standard (SHA1, SHA-224, SHA-256)
	RFC2104	HMAC: Keyed-Hashing for Message Authentication
RSA	PKCS#1	Public-Key Cryptography Standards (PKCS) #1: RSA Cryptography Specifications v1.5/2.1. RSA signature
		verification supported up to key sizes of 2048 bits. RSA key generation supported up to key sizes of 2048 bits.
Diffie-Hellman	ANSI X9.42	Public Key Cryptography for the Financial Services Industry: Agreement of Symmetric Keys Using Discrete
		Logarithm Cryptography
	PKCS#3	Diffie-Hellman Key-Agreement Standard
ECC	ANSI X9.63	Public Key Cryptography for the Financial Services Industry - Key Agreement and Key Transport Using
		Elliptic Curve Cryptography
	IEEE 1363	Standard Specifications for Public-Key Cryptography
	ANSI X9.62	Public Key Cryptography For The Financial Services Industry: The Elliptic Curve Digital Signature Algorithm (ECDSA)
	Ed25519	Edwards-curve, Ed25519: high-speed high-security signatures, Daniel J. Bernstein, Niels Duif, Tanja Lange,
		Peter Schwabe, and Bo-Yin Yang
	Curve25519	Montgomery curve, Curve25519: new Diffie-Hellman speed records, Daniel J. Bernstein
	FIPS 186-4	Digital Signature Standard (DSS)
	SEC 2	Recommended Elliptic Curve Domain Parameters, Certicom Research
	NIST SP 800-56A rev. 2	Recommendation for Pair-Wise Key Establishment Schemes Using Discrete Logarithm Cryptography

Table 16: CRYPTOCELL cryptography standards

6.6.11 Registers

Instances

Instance	Base address	Description
CRYPTOCELL	0x5002A000	CRYPTOCELL 310 security subsystem

Register overview

Register	Offset	Description
ENABLE	0x500	Enable CRYPTOCELL subsystem.






6.6.11.1 ENABLE

Address offset: 0x500

Enable CRYPTOCELL subsystem.



6.6.12 Accelerators

This chapter contains register interfaces for each of the hardware accelerator engines.

6.6.12.1 AES engine

The Advanced Encryption Standard (AES) hardware engine is designed according to FIPS197 for use in encrypt/decrypt and sign/verify operations for 128 bits key sizes.

The following cipher modes are supported:

- ECB
- CBC
- CBC-MAC
- CMAC
- CTR
- CCM
- CCM*

Note:

To ensure proper operation when writing 128 bits AES keys, the write-only key registers of the AES engine must be written in ascending order, starting with:

- AES_KEY_0[0]
- AES_KEY_0[1]
- AES_KEY_0[2]
- AES_KEY_0[3]



6.6.12.1.1 Cryptographic flow

The following section describe a simple cryptographic flow for this engine.

```
uint8 t buf dst[16] = { 0 };
uint8_t buf_src[16] = { 0x81, 0x02, 0xF2, 0x40, 0xD5, 0xB9, 0x44, 0x59,
                       0xA2, 0xEB, 0x6F, 0xF2, 0x49, 0xF5, 0xEB, 0x94 };
/* Enable CRYPTOCELL subsystem */
NRF CRYPTOCELL->ENABLE = CRYPTOCELL ENABLE Enabled;
/* Enable engine and DMA clock */
NRF CC MISC->AES CLK = CC MISC AES CLK ENABLE Enable;
NRF CC MISC->DMA CLK = CC MISC DMA CLK ENABLE Enable;
/* Wait until crypto engine is Idle */
while (NRF CC CTL->CRYPTO BUSY == CC CTL CRYPTO BUSY STATUS Busy) { }
/* Configure AES as cryptographic flow */
NRF CC CTL->CRYPTO CTL = CC CTL CRYPTO CTL MODE AESActive;
/\star Configure AES engine control for decryption using ECB mode (default) \star/
NRF CC AES->AES CONTROL = CC AES AES CONTROL DEC KEYO Decrypt;
/* Load the AES key value into the engine */
NRF CC AES->AES KEY 0[0] = 0 \times 51515151;
NRF_CC_AES -> AES_KEY_0[1] = 0x5252525252;
NRF_CC_AES->AES_KEY_0[2] = 0x53535353;
NRF CC AES->AES KEY 0[3] = 0x5454545454;
/* Configure default init vector */
NRF CC AES->AES IV 0[0] = 0x0;
NRF CC AES->AES IV 0[1] = 0x0;
NRF CC AES->AES IV 0[2] = 0x0;
NRF CC AES->AES IV 0[3] = 0x0;
/* Configure DMA output destination address */
NRF CC DOUT->DST MEM ADDR = (uint32 t) buf dst;
NRF CC DOUT->DST MEM SIZE = (uint32 t) sizeof(buf dst);
/st Configure DMA input source address to start the cryptographic operation st/
NRF_CC_DIN->SRC_MEM_ADDR = (uint32_t) buf_src;
NRF_CC_DIN->SRC_MEM_SIZE = (uint32_t) sizeof(buf_src);
/* Wait on DOUT DMA interrupt */
while(!(NRF CC HOST RGF->IRR & CC HOST RGF IRR DOUT TO MEM INT Msk)) {}
```



6.6.12.1.2 Registers

Instances

Instance	Base address	Description
CC_AES	0x5002B000	CRYPTOCELL AES engine

Register overview

Register	Offset	Description
AES_KEY_0[0]	0x400	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[1]	0x404	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[2]	0x408	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[3]	0x40C	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[4]	0x410	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[5]	0x414	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[6]	0x418	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_KEY_0[7]	0x41C	AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the
		key value.
AES_IV_0[0]	0x440	AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits
		[31:0] of the IV.
AES_IV_0[1]	0x444	AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits
		[31:0] of the IV.
AES_IV_0[2]	0x448	AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits
		[31:0] of the IV.
AES_IV_0[3]	0x44C	AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits
		[31:0] of the IV.
AES_CTR[0]	0x460	AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the
		CTR.
AES_CTR[1]	0x464	AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the
		CTR.
AES_CTR[2]	0x468	AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the
		CTR.
AES_CTR[3]	0x46C	AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the
		CTR.
AES_BUSY	0x470	Status register for AES engine activity.
AES_SK	0x478	Writing to this address trigger sampling of the HW key to the AES_KEY_0 register
AES_CMAC_INIT	0x47C	Writing to this address triggers the AES engine to generate K1 and K2 for AES-CMAC operations.
AES_REMAINING_BYTES	0x4BC	This register should be set with the amount of remaining bytes until the end of the current AES
		operation.
AES_CONTROL	0x4C0	Control the AES engine behavior.
AES_HW_FLAGS	0x4C8	Hardware configuration of the AES engine. Reset value holds the supported features.
AES_CTR_NO_INCREMENT	0x4D8	This register enables the AES CTR no increment mode in which the counter mode is not incremented
		between two blocks
AES_SW_RESET	0x4F4	Reset the AES engine.




Register	Offset	Description
AES_CMAC_SIZEO_KICK	0x524	Writing to this address triggers the AES engine to perform a CMAC operation with size 0. The CMAC
		result can be read from the AES IV 0 register.

6.6.12.1.2.1 AES_KEY_0[0]

Address offset: 0x400


AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.2 AES_KEY_0[1]

Address offset: 0x404

AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.3 AES_KEY_0[2]

Address offset: 0x408


AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.

Α	W	VALUE									ΑE	S ke	vv	alue	2.																		
ID																																	ı
Rese	t 0x00	000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0 (0 (0	0	0	0	0	0	0	0	0	0	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α,	Δ,	Α.	A ,	Δ ,	Δ Δ	A	. A	Α	Α	Α	Α	Α	Α	Α	A
Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18 :	17 1	.6 1	.5 1	14 1	13 1	.2 1	1 10	9	8	7	6	5	4	3	2	1	0

6.6.12.1.2.4 AES_KEY_0[3]

Address offset: 0x40C

AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.






6.6.12.1.2.5 AES_KEY_0[4]

Address offset: 0x410


AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.6 AES_KEY_0[5]

Address offset: 0x414

AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.7 AES_KEY_0[6]

Address offset: 0x418


AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.8 AES_KEY_0[7]

Address offset: 0x41C

AES key value to use. The initial AES_KEY_0[0] register holds the least significant bits [31:0] of the key value.



6.6.12.1.2.9 AES_IV_0[0]

Address offset: 0x440




AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits [31:0] of the IV.

AES_IV_0 must be configured according to the selected AES mode:

AES CBC/CBC-MAC: Loaded with the IV.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.10 AES_IV_0[1]


Address offset: 0x444

AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits [31:0] of the IV.

AES_IV_0 must be configured according to the selected AES mode:

• AES CBC/CBC-MAC: Loaded with the IV.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.11 AES_IV_0[2]


Address offset: 0x448

AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits [31:0] of the IV.

AES_IV_0 must be configured according to the selected AES mode:

AES CBC/CBC-MAC: Loaded with the IV.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.12 AES_IV_0[3]

Address offset: 0x44C

AES Initialization Vector (IV) to use. The initial AES_IV_0[0] register holds the least significant bits [31:0] of the IV

AES_IV_0 must be configured according to the selected AES mode:

4413_417 v1.11 229 NORDI

• AES CBC/CBC-MAC: Loaded with the IV.

This register is a 'R/W change' register, as the written register values changes during processing.



RW VALUE AES non-tunneling or first tunnel stage IV value.

6.6.12.1.2.13 AES_CTR[0]


Address offset: 0x460

AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the CTR.

AES_CTR must be configured according to the selected AES mode:

• AES CTR: Loaded with the counter value.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.14 AES CTR[1]


Address offset: 0x464

AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the CTR.

AES_CTR must be configured according to the selected AES mode:

• AES CTR: Loaded with the counter value.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.15 AES_CTR[2]


Address offset: 0x468

AES counter (CTR) to use. The initial AES_CTR[0] register holds the least significant bits [31:0] of the CTR.

AES_CTR must be configured according to the selected AES mode:

• AES CTR: Loaded with the counter value.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.16 AES_CTR[3]


Address offset: 0x46C

AES counter (CTR) to use. The initial AES CTR[0] register holds the least significant bits [31:0] of the CTR.

AES_CTR must be configured according to the selected AES mode:

• AES CTR: Loaded with the counter value.


This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.1.2.17 AES_BUSY

Address offset: 0x470


Status register for AES engine activity.



6.6.12.1.2.18 AES_SK

Address offset: 0x478

Writing to this address trigger sampling of the HW key to the AES_KEY_O register



6.6.12.1.2.19 AES_CMAC_INIT

Address offset: 0x47C

Writing to this address triggers the AES engine to generate K1 and K2 for AES-CMAC operations.


Bit nu	mber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	ENABLE			Generate K1 and K2 for the AES-CMAC operations.
			Enable	1	Initialize AES-CMAC operations.

6.6.12.1.2.20 AES_REMAINING_BYTES

Address offset: 0x4BC

This register should be set with the amount of remaining bytes until the end of the current AES operation.

The AES engine counts down from this value to determine the last block or the block before the last blocks in mode AES CMAC and mode AES CCM.



6.6.12.1.2.21 AES_CONTROL

Address offset: 0x4C0

Control the AES engine behavior.

Rit pu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	iiiibci			E D	C C B B B A
Reset	0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
Α	RW	DEC_KEY0			Set AES encrypt or decrypt mode in non-tunneling operations.
			Encrypt	0	Perform AES encryption
			Decrypt	1	Perform AES decryption
В	RW	MODE_KEY0			Set the AES mode.
			ECB	0x0	Electronic codebook mode
			CBC	0x1	Cipher block chaining mode
			CTR	0x2	Counter mode
			CBC_MAC	0x3	Cipher Block Chaining Message Authentication Code
			CMAC	0x7	Cipher-based Message Authentication Code
С	RW	NK_KEY0			Set the AES key length.
			128Bits	0x0	128 bits key length
D	RW	AES_XOR_CRYPTOK	EY		This field determines the value that is written to AES_KEY_0, when AES_SK
					is kicked.
			Disable	0	The value that is written to AES_KEY_0 is the value of the HW cryptokey as
					is.
			Enable	1	The value that is written to AES_KEY_0 is the value of the HW cryptokey XOR
					with the current value of AES_KEY_0.
E	RW	DIRECT_ACCESS			Using direct access and not the DIN-DOUT DMA interface
			Disable	0	Access using the DIN-DOUT DMA interface
			Enable	1	Access using direct access

6.6.12.1.2.22 AES_HW_FLAGS

Address offset: 0x4C8




Hardware configuration of the AES engine. Reset value holds the supported features.



6.6.12.1.2.23 AES_CTR_NO_INCREMENT


Address offset: 0x4D8

This register enables the AES CTR no increment mode in which the counter mode is not incremented between two blocks



6.6.12.1.2.24 AES_SW_RESET

Address offset: 0x4F4 Reset the AES engine.




6.6.12.1.2.25 AES_CMAC_SIZEO_KICK

Address offset: 0x524



Writing to this address triggers the AES engine to perform a CMAC operation with size 0. The CMAC result can be read from the AES_IV_0 register.



6.6.12.2 CHACHA engine

The ChaCha algorithm is a family of stream ciphers.

The ChaCha family of stream ciphers can be used as both a stand-alone algorithm, and in combination with the Poly1305 authenticator to form an Authenticated Encryption with Associated Data (AEAD) algorithm as defined in RFC7539 for IETF protocols.

The CHACHA engine provide acceleration for the stream encryption, while the PKA engine is used for acceleration of the Poly1305 authenticator. The core of the ChaCha algorithm is a hash function which is based on rotation operations. In the default configuration the hash function consist of 20 rounds of rotation permutations. The implementation support ChaCha stream ciphers using key sizes up to 256 bits in 8, 12 and 20 rounds. The ChaCha20/Poly1305 combination is perfectly suited for embedded environments, and can achieve much higher throughput than AES using similar power consumption and execution time.

Note: To ensure proper operation when writing 128 bits CHACHA keys, the write-only key registers of the CHACHA engine must be written in ascending order, starting with:

- CHACHA_KEY[0]
- CHACHA_KEY[1]
- CHACHA_KEY[2]
- CHACHA_KEY[3]

For 256 bits CHACHA keys, this must be followed by:

- CHACHA_KEY[4]
- CHACHA KEY[5]
- CHACHA_KEY[6]
- CHACHA_KEY[7]



6.6.12.2.1 Cryptographic flow

The following section describe a simple cryptographic flow for this engine.

```
uint8 t buf dst[16] = { 0 };
uint8_t buf_src[16] = { 0x18, 0x35, 0x9B, 0x75, 0x18, 0x6F, 0x33, 0xBE,
                        0x22, 0x0A, 0x3D, 0xB7, 0x66, 0xFD, 0x98, 0x35 };
/* Enable CRYPTOCELL subsystem */
NRF CRYPTOCELL->ENABLE = CRYPTOCELL ENABLE Enabled;
/* Enable engine and DMA clock */
NRF CC MISC->CHACHA CLK = CC MISC CHACHA CLK ENABLE Enable;
NRF CC MISC->DMA CLK = CC MISC DMA CLK ENABLE Enable;
/* Wait until crypto engine is Idle */
while (NRF CC CTL->CRYPTO BUSY == CC CTL CRYPTO BUSY STATUS Busy) { }
/* Configure CHACHA as cryptographic flow */
NRF CC CTL->CRYPTO CTL = CC CTL CRYPTO CTL MODE ChaChaActive;
/* Configure testing NONCE */
NRF CC CHACHA->CHACHA IV[0] = 0xBBBBAAAA;
NRF CC CHACHA->CHACHA IV[1] = 0x22221111;
/* Load the CHACHA test key value into the engine */
NRF_CC_CHACHA->CHACHA_KEY[0] = 0x51515151;
NRF_CC_CHACHA->CHACHA_KEY[1] = 0x52525252;
NRF CC CHACHA->CHACHA KEY[2] = 0x5353535353;
NRF CC CHACHA->CHACHA KEY[3] = 0x5454545454;
NRF_CC_CHACHA->CHACHA_KEY[4] = 0x51515151;
NRF CC CHACHA->CHACHA KEY[5] = 0 \times 5252525252;
NRF CC CHACHA->CHACHA KEY[6] = 0x53535353;
NRF CC CHACHA->CHACHA KEY[7] = 0x5454545454;
/* Configure CHACHA mode - using default (0x0), adding new message init \ensuremath{^{\star}/}
NRF CC CHACHA->CHACHA CONTROL =
 (CC CHACHA CHACHA CONTROL INIT Enable <<
  CC CHACHA CHACHA CONTROL INIT Pos);
/* Configure DMA output destination address */
NRF_CC_DOUT->DST_MEM_ADDR = (uint32_t) buf_dst;
NRF_CC_DOUT->DST_MEM_SIZE = (uint32_t) sizeof(buf_dst);
^{\prime \star} Configure DMA input source address to start the cryptographic operation ^{\star \prime}
NRF CC DIN->SRC MEM ADDR = (uint32 t) buf src;
NRF_CC_DIN->SRC_MEM_SIZE = (uint32_t) sizeof(buf_src);
/* Wait on DOUT DMA interrupt */
while(!(NRF CC HOST RGF->IRR & CC HOST RGF IRR DOUT TO MEM INT Msk)) {}
```

235



6.6.12.2.2 Registers

Instances

Instance	Base address	Description
CC_CHACHA	0x5002B000	CRYPTOCELL CHACHA engine

Register overview

Register	Offset	Description
CHACHA_CONTROL	0x380	Control the CHACHA engine behavior.
CHACHA_VERSION	0x384	CHACHA engine HW version
CHACHA_KEY[0]	0x388	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[1]	0x38C	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[2]	0x390	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[3]	0x394	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[4]	0x398	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[5]	0x39C	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[6]	0x3A0	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
		the key value.
CHACHA_KEY[7]	0x3A4	CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of
2014 2014 194523		the key value.
CHACHA_IV[0]	0x3A8	CHACHA Initialization Vector (IV) to use. The IV is also known as the nonce.
CHACHA_IV[1]	0x3AC	CHACHA Initialization Vector (IV) to use. The IV is also known as the nonce.
CHACHA_BUSY	0x3B0	Status register for CHACHA engine activity.
CHACHA_HW_FLAGS	0x3B4	Hardware configuration of the CHACHA engine. Reset value holds the supported features.
CHACHA_BLOCK_CNT_LSB	0x3B8	Store the LSB value of the block counter, in order to support suspend/resume of operation
CHACHA SW PESET	0x3BC 0x3C0	Store the MSB value of the block counter, in order to support suspend/resume of operation
CHACHA BOLVISOE KEVIOL	0x3C0	Reset the CHACHA engine. The outer generated key to use in Poly120E MAC calculation.
CHACHA_POLY1305_KEY[0]	0,304	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[1]	0x3C8	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[2]	0x3CC	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA POLY1305 KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[3]	0x3D0	The auto-generated key to use in Poly1305 MAC calculation.
CHACHA BODY4305 KEV[4]	0.204	The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[4]	0x3D4	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[5]	0x3D8	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_POLY1305_KEY[6]	0x3DC	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
		The least of the l



Register	Offset	Description
CHACHA_POLY1305_KEY[7]	0x3E0	The auto-generated key to use in Poly1305 MAC calculation.
		The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.
CHACHA_ENDIANNESS	0x3E4	CHACHA engine data order configuration.
CHACHA_DEBUG	0x3E8	Debug register for the CHACHA engine

6.6.12.2.2.1 CHACHA_CONTROL

Address offset: 0x380

Control the CHACHA engine behavior.

Bit nu	ımber			31	30	29 2	28 27	26	25 2	4 2	3 2	2 21	20	19	18	17	16	15	14	13	12 1	1 1	.0 9	8	7	6	5	4	3 2	2 1	L 0
ID																						(G F				Ε	Е	D (C E	3 A
Reset	0x000	00000		0	0	0 (0 0	0	0 (0 0) (0 0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 () (0
Α	RW	CHACHA_OR_SALSA								R	un	engi	ine	in C	haC	Cha	or S	als	a m	ode	e										
			ChaCha	0						R	un	engi	ine	in C	haC	Cha	mo	de													
			Salsa	1						R	un	engi	ine	in S	alsa	m	ode														
В	RW	INIT								Pe	erfo	orm	init	ializ	atio	on f	or a	ne	w r	nes	sage	9									
			Disable	0						M	1es:	sage	alr	ead	y in	itia	lize	d													
			Enable	1						In	itia	alize	nev	w m	ess	age	•														
С	RW	GEN_KEY_POLY1305								G	ene	erate	e th	ie ke	y to	o us	se ir	Pc	ly1	305	me	ssa	ge a	uth	nent	icat	ion	cod	e		
										ca	alcu	ulatio	on.																		
			Disable	0						D	o n	ot g	ene	erate	e Po	ly1	305	ke	у												
			Enable	1						G	ene	erate	e Po	oly1	305	ke	У														
D	RW	KEY_LEN								Ke	ey l	leng	th s	elec	ctio	n.															
			256Bits	0						U	se :	256	bits	s key	y lei	ngt	h														
			128Bits	1						U	se	128	bits	s key	y lei	ngt	h														
E	RW	NUM_OF_ROUNDS								Se	et r	num	ber	of p	err	nut	atic	n r	our	ıds,	defa	ault	t val	ue i	is 20).					
			Default	0						U	se :	20 r	oun	nds o	of ro	otat	tion	(de	efau	lt)											
			12Rounds	1						U	se	12 r	oun	nds o	of ro	otat	tion														
			8Rounds	2						U	se	8 ro	und	ls of	rot	tati	on														
F	RW	RESET_BLOCK_CNT								Re	ese	t blo	ock	cou	nte	r fo	r ne	w	mes	sag	ges										
			Disable	0						U	se	curr	ent	blo	ck c	ou	nter	va	lue												
			Enable	1						Re	ese	t blo	ock	cou	nte	r va	lue	to	zer)											
G	RW	USE_IV_96BIT								U	se !	96 b	its I	Initi	aliz	atic	n V	ect	or (IV)											
			Disable	0						U	se	defa	ult	size	IV	of 6	54 b	it													
			Enable	1						TI	he I	IV is	96	bits																	

6.6.12.2.2.2 CHACHA_VERSION

Address offset: 0x384

CHACHA engine HW version

Bit nu	umber		31	30	29	28	27	26	25 :	24 :	23	22 2	21 2	20 19	9 18	3 17	16	15	14	13 :	12 1	111	0 9	8	7	6	5	4	3 2	2 1	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	ДД	ι A	Α	Α	Α	Α	Α	A .	Α ,	λ Α	A	Α	Α	Α	Α	A A	A A	Α
Reset	t 0x0000	00001	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0 0	0	1
ID											Des																				

A R CHACHA_VERSION

6.6.12.2.2.3 CHACHA_KEY[0]

Address offset: 0x388



CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.4 CHACHA_KEY[1]

Address offset: 0x38C


CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.5 CHACHA_KEY[2]

Address offset: 0x390


CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.6 CHACHA_KEY[3]

Address offset: 0x394

CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.7 CHACHA_KEY[4]

Address offset: 0x398

CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.






6.6.12.2.2.8 CHACHA_KEY[5]

Address offset: 0x39C


CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.9 CHACHA_KEY[6]

Address offset: 0x3A0

CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.10 CHACHA_KEY[7]

Address offset: 0x3A4

CHACHA key value to use. The initial CHACHA_KEY[0] register holds the least significant bits [31:0] of the key value.



6.6.12.2.2.11 CHACHA IV[0]

Address offset: 0x3A8

CHACHA Initialization Vector (IV) to use. The IV is also known as the nonce.

The size of the nonce is controlled from register CHACHA_CONTROL on page 237.

For 64 bits IV size the nonce value must be encoded using:


• CHACHA_IV[0]: Bits [31:0] of the nonce

CHACHA_IV[1]: Bits [63:32] of the nonce

For 96 bits IV size the nonce value must be encoded using:



- CHACHA_BLOCK_CNT_MSB on page 241 : Bits [31:0] of the nonce
- CHACHA_IV[0]: Bits [63:32] of the nonce
 CHACHA_IV[1]: Bits [95:64] of the nonce



6.6.12.2.2.12 CHACHA_IV[1]

Address offset: 0x3AC

CHACHA Initialization Vector (IV) to use. The IV is also known as the nonce.


The size of the nonce is controlled from register CHACHA_CONTROL on page 237.

For 64 bits IV size the nonce value must be encoded using:

- CHACHA IV[0]: Bits [31:0] of the nonce
- CHACHA IV[1]: Bits [63:32] of the nonce

For 96 bits IV size the nonce value must be encoded using:


- CHACHA_BLOCK_CNT_MSB on page 241: Bits [31:0] of the nonce
- CHACHA_IV[0]: Bits [63:32] of the nonce
- CHACHA_IV[1]: Bits [95:64] of the nonce



6.6.12.2.2.13 CHACHA_BUSY

Address offset: 0x3B0

Status register for CHACHA engine activity.



6.6.12.2.2.14 CHACHA_HW_FLAGS

Address offset: 0x3B4

Hardware configuration of the CHACHA engine. Reset value holds the supported features.




Bit nu	mber		31 3	0 29	28	27	26 2	25 2	4 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																														С	ВА
Reset	0x000	00001	0 (0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1
ID																															
Α	R	CHACHA_EXISTS							If	this	fla	g is s	set,	the	e en	ngin	e ir	nclu	de	Cha	Ch	a s	upp	ort							
В	R	SALSA_EXISTS							If	this	fla	g is s	set,	the	e en	ngin	e ir	nclu	de	Sal	sa s	up	por	t							
С	R	FAST_CHACHA							If	this	fla	g is s	set,	the	e ne	ext r	nat	trix	cal	cula	ited	w b	her	n th	e cı	urre	nt	one	is v	vrit	ten
									to	da	ta o	utpı	ut p	ath																	

6.6.12.2.2.15 CHACHA_BLOCK_CNT_LSB

Address offset: 0x3B8

Store the LSB value of the block counter, in order to support suspend/resume of operation

The two first words (n) in the last row of the cipher matrix are the block counter. At the end of each block (512b), the block counter for the next block is written by HW to register CHACHA_BLOCK_CNT_LSB on page 241 and register CHACHA_BLOCK_CNT_MSB on page 241. If starting a new message the block counter must also be reset.




6.6.12.2.2.16 CHACHA_BLOCK_CNT_MSB

Address offset: 0x3BC

Store the MSB value of the block counter, in order to support suspend/resume of operation

For the description of register CHACHA_BLOCK_CNT_MSB on page 241, see register CHACHA_BLOCK_CNT_LSB on page 241.



6.6.12.2.2.17 CHACHA_SW_RESET

Address offset: 0x3C0

Reset the CHACHA engine.

Bit n	umber			31 30 29	28 27 2	26 25	24 23	22 2	1 20	19 1	.8 17	16 1	.5 14	13	12 11	. 10	9 8	7	6	5	4	3 2	1	0
ID																								Α
Rese	t 0x000	000000		0 0 0	0 0	0 0	0 0	0 (0 0	0 (0 0	0	0 0	0	0 0	0	0 0	0	0	0	0 (0	0	0
ID																								
Α	W	RESET					Wr	iting	any v	value	to th	his ac	ddres	s res	ets t	he C	HACI	IA e	ngir	ie. T	The	eset	t tal	œs
							4 C	PU c	lock (cycle	s to c	comp	lete.											
			Enable	1			Res	set C	HACH	HA er	ngine	١.												






6.6.12.2.2.18 CHACHA_POLY1305_KEY[0]

Address offset: 0x3C4

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA POLY1305 KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.19 CHACHA_POLY1305_KEY[1]

Address offset: 0x3C8

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.20 CHACHA_POLY1305_KEY[2]

Address offset: 0x3CC

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.21 CHACHA_POLY1305_KEY[3]

Address offset: 0x3D0

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA POLY1305 KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.22 CHACHA_POLY1305_KEY[4]

Address offset: 0x3D4



The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA POLY1305 KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.23 CHACHA_POLY1305_KEY[5]

Address offset: 0x3D8

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.24 CHACHA_POLY1305_KEY[6]

Address offset: 0x3DC

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA POLY1305 KEY[0] register holds the least significant bits [31:0] of the key value.




6.6.12.2.2.25 CHACHA_POLY1305_KEY[7]

Address offset: 0x3E0

The auto-generated key to use in Poly1305 MAC calculation.

The initial CHACHA_POLY1305_KEY[0] register holds the least significant bits [31:0] of the key value.



243

6.6.12.2.2.26 CHACHA_ENDIANNESS

Address offset: 0x3E4

CHACHA engine data order configuration.


NORDIC*

Rit nı	umber			21	20 2	0 20	3 27 :	26.1)5 7/	1 2:	2 22	21	20	10	10 1	17 -	16 1	5 1	1 1:	2 1 2	11	10	۵	Q	7 6	. 5	1	2	ว	1 0
	umbei			21	5U Z	<i>3</i> 20	5 27 .	20 2	23 24	+ Z:) 22	21	20	15	10 1	L/.	10 1	J 1	4 1:	0 12	11	10	5	0	, (, ,				1 0
ID																					_									ВА
	t 0x000			_		0	0	0	0 0					0	0	0	0 () (0 0	0	0	0	0	0	0 (0	0	0	0	0 0
ID	R/W	Field	Value ID	Valu	ıe						escr																			
Α	RW	CHACHA_DIN_WOR	_												d or				•											
			Default	0											d or w2			12	3-bi	ts in	put	, wh	ere	wo	rds	are (orde	ered	as	
			Reverse	1														r 1	28-t	its i	npı	ıt, w	her	e w	ord	are	e re-	orde	erec	d as
										fo	llow	/s: v	v3,	w2,	w1	, w	0.													
В	RW	CHACHA_DIN_BYTE	_ORDER							Cl	nang	ge tl	he b	yte	orc	ler	of tl	ne i	npu	t da	ta.									
			Default	0						U	se d	efa	ult b	yte	orc	ler	with	nin	eacl	n inp	ut	word	d, w	her	e by	/tes	are	ord	ere	d as
										fo	llow	/s: E	30, E	31,	B2,	В3.														
			Reverse	1						Re	ver	se t	he l	byte	e or	der	wit	nin	eac	h in	out	wor	d, v	vhe	re b	ytes	are	re-c	orde	ered
										as	foll	ow	s: B	3, B	2, B	1, E	30.													
С	RW	CHACHA_CORE_MA	TRIX_LBE_ORDER							Cl	nang	ge tl	he c	quai	rter	of a	a ma	atri	k or	der	n tł	ne ei	ngir	ne.						
			Default	0						U	se d	efaı	ult c	quai	rter	of	mat	rix	orde	r, w	her	e qu	art	ers	are	orde	ered	as f	ollo	ws:
										q(), q1	L, q	2, q	3. E	ach	qu	arte	r re	pre	sent	s a	128-	bit	s se	ctio	n of	the	mat	rix.	
			Reverse	1						Re	ever	se t	he o	ord	er o	f m	atrix	(qu	ıart	ers,	whe	ere o	uai	rter	s are	e re-	ord	ered	as	
										fo	llow	/s: c	η3, c	η2,	q1, (q0.	Eac	h q	uart	er r	epre	esen	ts a	12	8-bi	ts se	ectio	n of	the	5
										m	atri	х.																		
D	RW	CHACHA_DOUT_WO	ORD_ORDER							Cl	nang	ge tl	he v	vor	d or	der	of t	he	out	put	data	Э.								
			Default	0						U	ses (defa	ult	wo	rd o	rde	r fo	r 12	28-b	its c	utp	ut, ۱	vhe	ere v	wor	ds ar	re o	rder	ed a	as
										fo	llow	/s: v	v0,	w1,	w2	, w	3.													
			Reverse	1						R	ever	se t	he v	wor	d or	de	r for	12	8-bi	ts o	utp	ut, w	he	re v	vord	s ar	e re	-ord	ere	d as
										fo	llow	/S: V	v3, '	w2,	w1	, w	0.													
E	RW	CHACHA_DOUT_BY	_											•	orc															
			Default	0										′				nin	eacl	n ou	tpu	t wo	rd,	wh	ere	byte	s ar	e or	der	ed as
															B2,															
			Reverse	1																	tpu	t wo	rd,	wh	ere	byte	es a	re re	-	
										01	der	ed a	as fo	ollo	ws:	ВЗ,	B2,	В1,	В0.											

6.6.12.2.2.27 CHACHA_DEBUG

Address offset: 0x3E8

Debug register for the CHACHA engine



6.6.12.3 HASH engine

The HASH engine is designed according to FIPS 180-4, and support both the SHA1 and SHA2 family of digest algorithms up to 256 bits.

The following SHA modes are supported:

- SHA-1
- SHA-224



• SHA-256

Note:

To ensure proper operation, the FIPS 180-4 defined initial hash values written to the registers of the HASH engine must be written in descending order, starting with:

- HASH_H[7] for SHA-256, and SHA-224.
- HASH_H[6] for SHA-256, and SHA-224.
- HASH_H[5] for SHA-256, and SHA-224.
- HASH_H[4] for SHA-256, SHA-224, and SHA-1.
- HASH_H[3] for SHA-256, SHA-224, and SHA-1.
- HASH_H[2] for SHA-256, SHA-224, and SHA-1.
- HASH_H[1] for SHA-256, SHA-224, and SHA-1.
- HASH_H[0] for SHA-256, SHA-224, and SHA-1.



6.6.12.3.1 Cryptographic flow

The following section describe a simple cryptographic flow for this engine.

```
uint8 t buf src[32] = {
      0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA,
      0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA,
      0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA,
      0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA, 0xFA };
/* Enable CRYPTOCELL subsystem */
NRF CRYPTOCELL->ENABLE = CRYPTOCELL ENABLE ENABLE Enabled;
/\star Enable engine and DMA clock \star/
NRF CC MISC->HASH CLK = CC MISC HASH CLK ENABLE Enable;
NRF_CC_MISC->DMA_CLK = CC_MISC_DMA_CLK_ENABLE_Enable;
/* Wait until hash engine is Idle */
while (NRF CC CTL->HASH BUSY == CC CTL HASH BUSY STATUS Busy) {}
/* Clear all interrupts */
NRF_CC_HOST_RGF->ICR = 0xFFFFFFFF;
/* Configure HASH as cryptographic flow */
NRF_CC_CTL->CRYPTO_CTL = CC_CTL_CRYPTO_CTL_MODE_HashActive;
/* Configure engine for SHA256 */
NRF CC HASH->HASH CONTROL = CC HASH HASH CONTROL MODE SHA256;
/* Enable automatic HW padding */
NRF_CC_HASH->HASH_PAD = CC_HASH_HASH_PAD_ENABLE_Enable;
NRF CC HASH->HASH PAD AUTO = CC HASH HASH PAD AUTO HWPAD Enable;
/* Configure initial SHA256 values */
NRF_CC_HASH->HASH_H[7] = 0x5BE0CD19;
NRF_CC_HASH->HASH_H[6] = 0x1F83D9AB;
NRF CC HASH->HASH H[5] = 0x9B05688C;
NRF CC HASH->HASH H[4] = 0 \times 510E527F;
NRF CC HASH->HASH H[3] = 0xA54FF53A;
NRF CC HASH->HASH H[2] = 0x3C6EF372;
NRF CC HASH->HASH H[1] = 0xBB67AE85;
NRF_CC_HASH->HASH_H[0] = 0x6A09E667;
/st Configure DMA input source address to start the cryptographic operation st/
NRF CC DIN->SRC MEM ADDR = (uint32 t) buf src;
NRF CC DIN->SRC MEM SIZE = (uint32 t) sizeof(buf src);
/* Wait on DIN DMA interrupt indicating data has been fetched */
while(!(NRF CC HOST RGF->IRR & CC HOST RGF IRR MEM TO DIN INT Msk)) {}
/* Wait until hash engine is Idle */
while (NRF CC CTL->HASH BUSY == CC CTL HASH BUSY STATUS Busy) {}
```

246



```
/* Calculated SHA256 digest now available in
NRF_CC_HASH->HASH_H[0] to NRF_CC_HASH->HASH_H[7] */
```

6.6.12.3.2 Registers

Instances

Instance	Base address	Description
CC_HASH	0x5002B000	CRYPTOCELL HASH engine

Register overview

Register	Offset	Description
HASH_H[0]	0x640	$HASH_H\ value\ registers.\ The\ initial\ HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the$
		value.
HASH_H[1]	0x644	$HASH_H\ value\ registers.\ The\ initial\ HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the$
		value.
HASH_H[2]	0x648	$HASH_H\ value\ registers.\ The\ initial\ HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the$
		value.
HASH_H[3]	0x64C	HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the
		value.
HASH_H[4]	0x650	${\sf HASH_H\ value\ registers.\ The\ initial\ HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ s$
		value.
HASH_H[5]	0x654	HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the
		value.
HASH_H[6]	0x658	${\sf HASH_H\ value\ registers.\ The\ initial\ HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ [31:0]\ of\ the\ least\ significant\ bits\ signif$
		value.
HASH_H[7]	0x65C	${\it HASH_H\ value\ registers.}\ The\ initial\ {\it HASH_H[0]\ register\ holds\ the\ least\ significant\ bits\ [31:0]\ of\ the$
		value.
HASH_PAD_AUTO	0x684	Configure the HASH engine to automatically pad data at the end of the DMA transfer to complete
		the digest operation.
HASH_INIT_STATE	0x694	Configure HASH engine initial state registers.
HASH_VERSION	0x7B0	HASH engine HW version
HASH_CONTROL	0x7C0	Control the HASH engine behavior.
HASH_PAD	0x7C4	Enable the hardware padding feature of the HASH engine.
HASH_PAD_FORCE	0x7C8	Force the hardware padding operation to trigger if the input data length is zero bytes.
HASH_CUR_LEN_0	0x7CC	Bits [31:0] of the number of bytes that have been digested so far.
HASH_CUR_LEN_1	0x7D0	Bits [63:32] of the number of bytes that have been digested so far.
HASH_HW_FLAGS	0x7DC	Hardware configuration of the HASH engine. Reset value holds the supported features.
HASH_SW_RESET	0x7E4	Reset the HASH engine.
HASH_ENDIANNESS	0x7E8	Configure the endianness of HASH data and padding generation.

6.6.12.3.2.1 HASH_H[0]


Address offset: 0x640

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.



final hash value result after the digest operation has been completed.




6.6.12.3.2.2 HASH_H[1]

Address offset: 0x644

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.




6.6.12.3.2.3 HASH_H[2]

Address offset: 0x648

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.




6.6.12.3.2.4 HASH_H[3]

Address offset: 0x64C

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.



6.6.12.3.2.5 HASH_H[4]


Address offset: 0x650

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.



final hash value result after the digest operation has been completed.




6.6.12.3.2.6 HASH_H[5]

Address offset: 0x654

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.




6.6.12.3.2.7 HASH_H[6]

Address offset: 0x658

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.




6.6.12.3.2.8 HASH_H[7]

Address offset: 0x65C

HASH_H value registers. The initial HASH_H[0] register holds the least significant bits [31:0] of the value.

This register is a 'R/W change' register, as the written register values changes during processing.




6.6.12.3.2.9 HASH_PAD_AUTO

Address offset: 0x684

Configure the HASH engine to automatically pad data at the end of the DMA transfer to complete the digest operation.



This feature can only be used if HASH_PAD on page 251 is enabled, and must be disabled after a digest operation is completed. In the event of zero bytes input data length the hardware padding must be manually triggered using register HASH_PAD_FORCE on page 251.




6.6.12.3.2.10 HASH_INIT_STATE

Address offset: 0x694


Configure HASH engine initial state registers.

Data fetched using the DIN DMA engine will be loaded into initial hash value registers HASH_H[0] on page 247 or used as IV for AES MAC.



6.6.12.3.2.11 HASH_VERSION

Address offset: 0x7B0
HASH engine HW version




6.6.12.3.2.12 HASH_CONTROL

Address offset: 0x7C0

Control the HASH engine behavior.






6.6.12.3.2.13 HASH_PAD

Address offset: 0x7C4

Enable the hardware padding feature of the HASH engine.




6.6.12.3.2.14 HASH_PAD_FORCE

Address offset: 0x7C8

Force the hardware padding operation to trigger if the input data length is zero bytes.


This feature can only be used if HASH_PAD on page 251 is enabled, and must be disabled after a digest operation is completed.



6.6.12.3.2.15 HASH_CUR_LEN_0

Address offset: 0x7CC

Bits [31:0] of the number of bytes that have been digested so far.




6.6.12.3.2.16 HASH_CUR_LEN_1

Address offset: 0x7D0



Bits [63:32] of the number of bytes that have been digested so far.



Bits [63:32] of current length of digested data in bytes.

6.6.12.3.2.17 HASH_HW_FLAGS

Address offset: 0x7DC

Hardware configuration of the HASH engine. Reset value holds the supported features.

Bit nu	ımber			31 30	29 2	28 27 :	26 2	5 24	23	22 2	21 20	0 19	18	17	16 1	L5 1	L4 1	3 12	2 11	10	9	8	7	6	5	4	3	2 :	1 0
ID													J	1	н	G	F E	D	С	С	С	С	В	В	В	В.	Α,	Δ /	А А
Reset	0x000	12001		0 0	0 (0 0	0 (0	0	0	0 0	0	0	0	1	0	0 1	. 0	0	0	0	0	0	0	0	0	0 (0 (0 1
ID																													
Α	R	CW							Ind	icat	es th	e n	umb	er o	of co	ncı	urre	nt w	ord/	s th	e h	ash	is ι	ısin	g to	о со	mp	ute	
									sigr	natu	ıre.																		
			One	1					On	e co	ncur	ren	t wo	ord (used	l by	has	h dı	urin	g sig	gna	ture	ge	ner	atio	on			
			Two	2					Two	о со	ncur	ren	t wo	rds	use	d b	y ha	sh c	lurir	ng si	igna	atur	e g	ene	erat	ion			
В	R	СН							Ind	icat	e if F	li ac	dder	s ar	e pr	ese	nt fo	or e	ach	Hi v	alu	e oı	1 6	add	er i	s sh	are	d fo	or all
									Hi.																				
			One	0					On	e Hi	valu	e is	upo	late	d at	a t	ime.												
			All	1					All	Hi v	alue	s are	e up	dat	ed a	t th	ne sa	me	tim	e.									
С	R	DW							Det	erm	nine	the	grai	nula	rity	of v	word	d siz	e.										
			32Bits	0					32	bits	wor	d da	ata.																
			64Bits	1					64	bits	wor	d da	ata.																
D	R	SHA_512_EXISTS							If th	nis f	lag is	set	t, th	e er	ngin	e in	cluc	le SI	HA-5	512	sup	oqo	t.						
E	R	PAD_EXISTS							If th	nis f	lag is	set	t, th	e er	ngin	e in	cluc	le p	ad b	lock	(su	ppc	rt.						
F	R	MD5_EXISTS							If th	nis f	lag is	set	t, th	e er	ngin	e in	cluc	le N	ID5	sup	por	t.							
G	R	HMAC_EXISTS							If th	nis f	lag is	set	t, th	e er	ngin	e in	cluc	le H	MA	C su	ppo	ort.							
Н	R	SHA_256_EXISTS							If th	nis f	lag is	s set	t, th	e er	ngin	e in	cluc	le SI	HA-2	256	sup	oqo	t.						
1	R	HASH_COMPARE_EX	XISTS						If th	nis f	lag is	s set	t, th	e er	ngin	e in	cluc	le co	omp	are	dig	est	log	ic.					
J	R	DUMP_HASH_TO_D	OUT_EXISTS						If th	nis f	lag is	s set	t, th	e er	ngin	e in	cluc	le H	ASH	l to	DO	UT s	up	por	t.				

6.6.12.3.2.18 HASH_SW_RESET

Address offset: 0x7E4 Reset the HASH engine.

Bit nu	ımber			31 30 29	28 27	26 25	24 2	3 22	21 2	20 19	18 1	.7 16	15	14 1	3 12	11	10 9	8	7	6	5	4 3	2	1 0
ID																								А
Reset	0x000	00000		0 0 0	0 0	0 0	0 (0 0	0 (0 0	0	0 0	0	0 (0	0	0 0	0	0	0	0	0 0	0	0 0
ID																								
Α	W	RESET					V	Vritir	ng an	y val	ue to	this	addı	ess	reset	s th	e HA	SH e	ngi	ne. [·]	The	rese	t tal	kes 4
							C	PU c	lock	cycle	s to	omp	lete											
			Enable	1			R	leset	HASI	H en	gine.													

6.6.12.3.2.19 HASH_ENDIANNESS

Address offset: 0x7E8

Configure the endianness of HASH data and padding generation.

4413_417 v1.11 252



Bit nu	mber			31 3	80 29	28	27	26 2	25 2	24 2	23 22	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	3	2	1 0
ID																															А
Reset	0x000	00001		0	0 0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0 1
ID																															
Α	RW	ENDIAN								Е	ndia	anne	ess c	of H	IASI	H da	ata	and	d pa	dd	ing	ger	nera	tio	n. T	he o	lefa	ult	valu	e is	little-
										е	endia	an.																			
			LittleEndian	0						ι	Jse I	ittle	e-en	diar	n fo	rma	at fo	or d	lata	an	d p	ado	ling								
			BigEndian	1						ι	Jse b	oig-e	endi	an i	forr	nat	for	da	ta a	and	pa	ddir	ng								

6.6.12.4 PKA engine

The Public Key Accelerator (PKA) engine is designed to accelerate asymmetric cryptographic algorithms.

The PKA design is a general purpose bignum modular ALU capable of supporting operand sizes between 128-3136 bits in the following operations:

- Modular exponentiation/inversion
- Modular/regular addition/subtraction
- · Modular/regular increment/decrement
- Modular/regular multiplication/division
- Logical operations (AND, OR, XOR, SHIFT)

The PKA engine can be used to hardware accelerate various arithmentic regular and modular mathematical operations involving very large numbers which are used in both RSA and Elliptic Curve Cryptographic (ECC) public-key cryptosystems.

6.6.12.4.1 Virtual memory mapping

The PKA engine uses virtual register mapping to facilitate flexible data management across a variety of cryptographic algorithms.




Figure 46: Virtual register mapping



All virtual registers must be defined and configured in the dedicated PKA SRAM on page 257 before they can be accessed by the PKA engine during processing. This SRAM acts as a private memory pool for the PKA engine, where all other access is blocked during processing. The virtual registers are used as input for the PKA calculation and as a placeholder for intermediate and final results.

The PKA engine can be configured to perform multiple operations on virtual operand registers and store the result of the operation in a virtual result or intermediate result register. During the next iteration the PKA engine can then use an intermediate result register from a previous operation as a virtual operand register for further calculations. This re-mapping strategy enables the PKA engine to efficiently handle complex cryptographic operations.

In total there are 32 virtual registers that can be mapped to different PKA SRAM regions using register MEMORY_MAP[0] on page 260, denoted as virtual register R0 - R31. Four of these 32 virtual registers are special registers, and their register index mapping can be changed using register N_NP_T0_T1_ADDR on page 268:

- N holds the modulus number, by default mapped to virtual register R0. This register is used by the PKA engine for modular operations, and its modulus N value does not change during processing.
- Np holds the inverse modulus number, by default mapped to virtual register R1. This register is used by the PKA engine for the Barrett reduction algorithm, and its inverse modulus Np value does not change during processing.
- T0 temporary register, by default mapped to virtual register R30. This register is for internal use by the PKA engine.
- T1 temporary register, by default mapped to virtual register R31. This register is for internal use by the PKA engine.

All virtual registers must be 64 bits word size aligned, and the size of the virtual registers must be at least the size of the largest operand plus an extra 64 bits for internal PKA calculations. These extra 64 bits must be initialized to zero. This is applicable for all virtual registers R0 - R31. The configured virtual register size does not define the size of the operation, it only limits the largest operand size that can be used with the corresponding virtual register.

The memory map configuration can be altered dynamically by the PKA engine, depending on the operation. Not all virtual registers need to be configured for each operation. It is recommended to re-write the memory map configuration after a reset.

6.6.12.4.2 Engine operations

The PKA engine can perform multiple operations on operands stored in virtual registers.

PKA processing is triggered by writing to register OPCODE on page 267. This register contains both the PKA operation to perform, and which virtual register indexes to use as operand inputs, tag, and intermediate or final result output of the operation. Register PKA_DONE on page 271 will indicate Processing until the PKA operation is done, after which the result can be read from the result register in PKA SRAM.

The following OPCODE virtual register indexes must be configured prior to starting the PKA engine:

- Field REG R configure which virtual register to use for storing an intermediate or final result.
- Field REG_A and REG_B configure which virtual registers to use as operand input. The operand input fields can be interpreted by the PKA engine as constants instead of virtual register indexes by setting fields CONST A and CONST B for certain operations, as documented in the table below.
- The size of the operands are set in field LEN, which must point to one of the pre-configured operand sizes in bits configured in register PKA L[0] on page 269.

6.6.12.4.2.1 OPCODE overview

Supported PKA operation codes and the corresponding required virtual register configurations.



OPCODE	Operation
Terminate	Terminate ongoing PKA operation
AddInc	Add or Increment
	• ADD: REG R = REG A + REG B
	• INC: REG R = REG A + 0x1, when REG B and CONST B are 0x1
SubDecNeg	Subtract, Decrement, or Negate
	• SUB: REG R = REG A - REG B
	DEC: REG R = REG A - 0x1, when REG B and CONST B are 0x1
	NEG: REG_R = 0x0 - REG_B, when REG_A is 0x0 and CONST_A is 0x1
ModAddInc	Modular Add or Modular Increment
	ModADD: REG_R = (REG_A + REG_B) % REG_N MUNICIPAL (REG_A + REG_B) % REG_N MUNICIPAL (REG_A + REG_B) % REG_N MUNICIPAL (REG_A + REG_B) % REG_N MUNICIPAL (REG_A + REG_B) % REG_N MUNICIPAL (REG_A + REG_B) % REG_N
MadSubDocNog	ModINC: REG_R = (REG_A + 0x1) % REG_N, when REG_B and CONST_B are 0x1 Modular Subtract Modular Degrament or Modular Negate
ModSubDecNeg	Modular Subtract, Modular Decrement, or Modular Negate
	• ModSUB: REG_R = (REG_A - REG_B) % REG_N
	ModDEC: REG_R = (REG_A - 0x1) % REG_N, when REG_B and CONST_B is 0x1
	ModNEG: REG_R = (0x0 - REG_B) % REG_N, when REG_A is 0x0
ANDTSTOCLRO	And, Test bit 0, or Clear
	AND: REG_R = REG_A & REG_B
	• TST0: REG_R = REG_A & 0x1, when REG_B is 0x1, and CONST_B is 0x1
	• CLR: REG_R = 0x0, when REG_B is 0x0 and CONST_B is 0x1. REG_A is ignored.
ORCOPYSET0	Or, Copy, or Set bit 0
	• OR: REG_R = REG_A REG_B
	• COPY: REG_R = REG_A, when REG_B is 0x0 and CONST_B is 0x1.
	• SETO: REG_R = REG_A 0x1, when REG_B and CONST_B is 0x1.
XORFLPOINVCMP	XOR, Flip bit 0, Invert, or Compare
	• XOR: REG_R = REG_A XOR REG_B
	• FLPO: REG_R = REG_A XOR 0x1, when REG_B and CONST_B is 0x1.
	• INV: REG_R = REG_A XOR 0xFFFFFFFF, when REG_B is 0x1F and CONST_B is 0x1.
	CMP: REG_A XOR REG_B, when DISCARD_R is 0x1, result of comparison is provided by the ALU_OUT_ZERO flag in
	PKA_STATUS register.
SHR0	Shift right 0. This operation performs a logical right shift on the contents of REG_A by a specified number of bit positions and
	stores the result in REG_R. The leftmost bits of REG_R that are vacated by the shift operation are filled with zeros.
	s <= 31).
SHR1	Shift right 1. This operation performs a logical right shift on the contents of REG_A by a specified number of bit positions and
	stores the result in REG_R. The leftmost bits of REG_R that are vacated by the shift operation are filled with ones.
	REG_R = REG_A >> s, CONST_B must be set to 0x1. To perform s shifts, REG_B should be set to s - 1 (where 1 <=
SHLO	s <= 31). Shift left 0. This operation performs a logical left shift on the contents of REG_A by a specified number of bit positions and
31120	stores the result in REG_R. The leftmost bits of REG_R that are vacated by the shift operation are filled with zeros.
	REG_R = REG_A << s, CONST_B must be set to 0x1. To perform s shifts, REG_B should be set to s - 1 (where 1 <= s <= 31).
SHL1	Shift left 1. This operation performs a logical left shift on the contents of REG A by a specified number of bit positions and
	stores the result in REG_R. The leftmost bits of REG_R that are vacated by the shift operation are filled with ones.
	REG_R = REG_A << s, CONST_B must be set to 0x1. To perform s shifts, REG_B should be set to s - 1 (where 1 <=
	s <= 31).
MulLow	Multiply Low. This operation performs a multiplication of the values in REG_A and REG_B and stores the result in the
	destination register REG_R. Any bits of the product that exceed the operand size are discarded, effectively keeping only the

4413_417 v1.11 255

least significant bits (LSBs) that fit within the operand size.



OPCODE	Operation
	<pre>REG_R = (REG_A * REG_B) & operand size mask</pre>
ModMul	Modular Multiply.
	REG_R = (REG_A * REG_B) % REG_N
ModMulN	The output of this operation is a number that is potentially larger than the modulus N , but guaranteed to be smaller than $2\mathrm{N}$.
	$ Assuming \ \texttt{REG_A} \ \text{and} \ \texttt{REG_B} \ \text{are already reduced modulo} \ \texttt{N} \ \text{or are less than} \ \texttt{N}, \ \text{the operation is simply} \ \texttt{REG_R} \ = \ (\texttt{REG_A} \ \ \star \ \texttt{N}) $
	REG_B).
ModExp	Modular Exponentiation.
	REG_R = (REG_A ^ REG_B) % REG_N
Division	$Integer\ Division.\ This\ operation\ performs\ integer\ division\ of\ the\ value\ in\ {\tt REG_A}\ by\ the\ value\ in\ {\tt REG_B}.\ The\ quotient\ of\ the$
	division is stored in REG_R, and the remainder is stored back in REG_A.
	• REG_R = REG_A / REG_B
	• REG_A = REG_A % REG_B
	If REG_B is zero (0x0), the operation is invalid, and the divide by zero bit in the status register is set to indicate a division error.
ModInv	Modular Inversion.
	REG_R = 1/REG_B % REG_N
ModDiv	Modular division is done by calculating the modular inverse of the divisor, check that the inverse value exists by examining the
	GCD, and then use modular multiplication to multiply the inverse result by the divided.
	$REG_A = (REG_A * REG_B^(-1)) % REG_N$
MulHigh	Multiply High. This operation multiplies REG_A by REG_B and captures the high-order bits of the result that exceed the
	$operand\ size.\ It\ places\ these\ significant\ bits,\ along\ with\ an\ additional\ {\tt PKA_WORD}\ number\ of\ bits,\ into\ the\ destination\ register$
	REG_R.
	<pre>REG_R = (REG_A * REG_B) >> operand size</pre>
ModMLAC	Modular Multiplication Acceleration. Performs a modular multiplication and addition. REG_C is defined using the operation
	tag.
	REG_R = ((REG_A * REG_B) + REG_C) % REG_N
ModMLACNR	Modular Multiplication Acceleration No Reduction. Same as ModMLAC, but this omits the final reduction of the result.
Reduction	$Reduction. \ This \ operation \ performs \ a \ modular \ reduction, \ where \ the \ result \ REG_R \ is \ the \ remainder \ of \ REG_A \ divided \ by$
	$\texttt{REG_N}. \ \textbf{The length of the operation is flexible and can be chosen based on the specific requirements of the use case.}$
	REG_R = REG_A % REG_N

Table 17: PKA OPCODE descriptions

6.6.12.4.3 Pipeline configuration

The following section describe how the PKA engine is used to accelerate asymmetric cryptographic algorithms.

The PKA engine supports pipelined operations; the pipeline depth is one opcode, thus the next operation can be set up while the previous operation is executing. Register PKA_PIPE on page 270 will indicate if the pipeline is ready for a new opcode and register PKA_DONE on page 271 will indicate when the PKA operation has been completed and no operation is waiting in the pipeline.

- 1. Enable CRYPTOCELL subsystem as described in Cryptographic flow on page 219.
- 2. Initialize the PKA engine to accommodate the maximum bit size of all intended operations
 - **a.** Configure registers PKA_L[0] on page 269 for all required operand bit sizes. The desired operand length is selected using field LEN in register OPCODE on page 267.
 - **b.** Define the PKA SRAM memory map partitioning using register MEMORY_MAP[0] on page 260 for register \mathbb{N} , $\mathbb{N}p$, $\mathbb{T}0$, and $\mathbb{T}1$, as well as any other virtual registers intended to be used in the operations. The PKA SRAM memory map partitioning must allow for the max operand bit size plus an additional 64 bits reserved for PKA engine internal calculations.
- 3. For all operations



- a. Load the PKA SRAM virtual registers ${\tt N}$ and ${\tt Np}$ as required
- b. Load the remaining PKA SRAM virtual registers as required
- c. Execute the operation by writing register OPCODE on page 267
- **d.** Prepare the next opcode once register PKA_PIPE on page 270 is ready.
- e. Handle any status bits in register PKA_STATUS on page 268
- **f.** Re-use intermediate results of the previous operation as needed.
- **4.** Wait for the operation to complete by either polling register PKA_DONE on page 271, or by unmasking the interrupt for field PKA MASK in register IMR on page 296
- **5.** Read the result from the result register.

6.6.12.4.4 PKA SRAM

The 4 kB PKA SRAM memory connected to the PKA engine is used exclusively by the engine during cryptographic operations. All access to this memory is blocked while the PKA engine is processing.

The PKA SRAM memory is not directly mapped to the device memory map. Instead, any read or write operation to this memory region must be done using the PKA engine on page 253.

Writing data to the PKA SRAM involves the following steps:

- 1. Set the Address Offset: Specify the starting byte address for writing by setting register PKA_SRAM_WADDR on page 271. An offset value of 0×0 points to the first 32-bits word in the PKA SRAM memory. An offset value of 0×10 points to the fourth 32-bits word in the PKA SRAM memory.
- **2. Write Data**: After setting the address offset, data is written to register PKA_SRAM_WDATA on page 271. The address will automatically increment after each write, allowing writes to the next word without needing to set the offset again.

Reading data from the PKA SRAM involves the following steps:

- 1. Set the Read Address: Specify the starting byte address for reading by setting register PKA SRAM RADDR on page 272
- **2. Read Data**: Retrieve the data from register PKA_SRAM_RDATA on page 272. Similar to the write address, the read address will auto-increment with each read, setting it to the next word.

Note: Before switching from writing to reading operations (or vice versa), the PKA SRAM write buffer must be cleared. This is done using register PKA_SRAM_WCLEAR on page 272. Clearing the buffer ensures that the next operation starts cleanly without any leftover data from the previous operation.



6.6.12.4.5 Cryptographic flow

The following section describe a simple cryptographic flow for this engine.

```
/* Enable CRYPTOCELL and its PKA engine */
NRF CRYPTOCELL->ENABLE = CRYPTOCELL ENABLE ENABLE Enabled;
NRF CC MISC->PKA CLK = CC MISC PKA CLK ENABLE Enable;
/* Define the operand bit size as 2048 */
NRF CC PKA->PKA L[1] = 0x800;
/* Define the 32-bits PKA SRAM address of the selected R4 and R5 */
NRF CC PKA->MEMORY MAP[4] = 0x108;
NRF CC PKA->MEMORY MAP[5] = 0x14A;
/* Initialize the SRAM registers with one word of data */
NRF CC PKA->PKA SRAM WADDR = NRF CC PKA->MEMORY MAP[4];
NRF CC PKA->PKA SRAM WDATA = 0x5;
NRF CC PKA->PKA SRAM WADDR = NRF CC PKA->MEMORY MAP[5];
NRF CC PKA->PKA SRAM WDATA = 0x2;
/* Execute subtract, OPCODE SubDecNeg: R4 = R4 - R5 */
NRF CC PKA->OPCODE =
    (4 << CC PKA OPCODE REG R Pos) |
    (5 << CC_PKA_OPCODE_REG_B_Pos) |
    (4 << CC PKA OPCODE REG A Pos) |
    (1 << CC PKA OPCODE LEN Pos) |
    (CC PKA OPCODE OPCODE SubDecNeg << CC PKA OPCODE OPCODE Pos);
/* Wait for operation to complete, result will be in R4 */
while (!NRF CC PKA->PKA DONE) { }
```

This cryptographic flow example perform a subtract operation with the following assumptions:

- All PKA SRAM registers, including the special virtual registers N, Np, T0, and T1, have been cleared before the operation is run.
- The operation is using index 1 in register PKA_L[0] on page 269, which is set to accommodate an operand size of 2048 bits.
- Register R4 and R5 have been selected to run this operation. Register R4 is used both as the operand A register and the result register.
- The memory map is configured to allow operands of 2048 bits plus an additional 64 bits for the internal PKA engine calculations. The configuration of the MEMORY_MAP[0] on page 260 for virtual register N, Np, T0, and T1 is not included in the example. The memory map is thus configured with 66 words per register, leading to the following:



Virtual register	Memory map register	PKA SRAM address
N (R0)	MEMORY_MAP[0]	0x0
Np (R1)	MEMORY_MAP[1]	0x42
R4	MEMORY_MAP[4]	0x108
R5	MEMORY_MAP[5]	0x14A

6.6.12.4.6 Registers

Instances

Instance	Base address	Description
CC_PKA	0x5002B000	CRYPTOCELL PKA engine

Register overview

Register	Offset	Description
MEMORY_MAP[0]	0x0	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[1]	0x4	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[2]	0x8	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[3]	0xC	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[4]	0x10	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[5]	0x14	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[6]	0x18	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[7]	0x1C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[8]	0x20	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[9]	0x24	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[10]	0x28	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[11]	0x2C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[12]	0x30	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[13]	0x34	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[14]	0x38	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[15]	0x3C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[16]	0x40	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[17]	0x44	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[18]	0x48	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[19]	0x4C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[20]	0x50	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[21]	0x54	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[22]	0x58	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[23]	0x5C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[24]	0x60	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[25]	0x64	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[26]	0x68	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[27]	0x6C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[28]	0x70	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[29]	0x74	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
MEMORY_MAP[30]	0x78	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.




Register	Offset	Description
MEMORY_MAP[31]	0x7C	Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.
OPCODE	0x80	Operation code to be executed by the PKA engine.
		Writing to this register triggers the PKA operation.
N NP TO T1 ADDR	0x84	This register defines the N, Np, T0, and T1 virtual register index.
PKA STATUS	0x88	This register holds the status for the PKA pipeline.
PKA SW RESET	0x8C	Reset the PKA engine.
PKA_L[0]	0x90	This register holds the operands bit size.
PKA_L[1]	0x94	This register holds the operands bit size.
PKA_L[2]	0x98	This register holds the operands bit size.
PKA_L[3]	0x9C	This register holds the operands bit size.
PKA_L[4]	0xA0	This register holds the operands bit size.
PKA_L[5]	0xA4	This register holds the operands bit size.
PKA_L[6]	0xA8	This register holds the operands bit size.
PKA_L[7]	0xAC	This register holds the operands bit size.
PKA_PIPE	0xB0	Status register indicating if the PKA pipeline is ready to receive a new OPCODE.
PKA_DONE	0xB4	Status register indicating if the PKA operation has been completed.
PKA_VERSION	0xC4	PKA engine HW version. Reset value holds the version.
PKA_SRAM_WADDR	0xD4	Start address in PKA SRAM for subsequent write transactions.
PKA_SRAM_WDATA	0xD8	Write data to PKA SRAM. Writing to this register triggers a DMA transaction writing data into PKA
		SRAM. The DMA address offset is automatically incremented during write.
PKA_SRAM_RDATA	0xDC	Read data from PKA SRAM. Reading from this register triggers a DMA transaction read data from
		PKA SRAM. The DMA address offset is automatically incremented during read.
PKA_SRAM_WCLEAR	0xE0	Register for clearing PKA SRAM write buffer.
PKA_SRAM_RADDR	0xE4	Start address in PKA SRAM for subsequent read transactions.

6.6.12.4.6.1 MEMORY_MAP[0]

Address offset: 0x0


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.2 MEMORY_MAP[1]

Address offset: 0x4

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.




6.6.12.4.6.3 MEMORY_MAP[2]

Address offset: 0x8

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.






6.6.12.4.6.4 MEMORY_MAP[3]

- -

Address offset: 0xC


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.5 MEMORY_MAP[4]

Address offset: 0x10


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.6 MEMORY_MAP[5]

Address offset: 0x14


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.7 MEMORY_MAP[6]

Address offset: 0x18

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.




6.6.12.4.6.8 MEMORY_MAP[7]

Address offset: 0x1C




Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.9 MEMORY_MAP[8]

Address offset: 0x20


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.10 MEMORY_MAP[9]

Address offset: 0x24


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.11 MEMORY_MAP[10]

Address offset: 0x28


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.12 MEMORY_MAP[11]

Address offset: 0x2C

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.






6.6.12.4.6.13 MEMORY_MAP[12]

Address offset: 0x30


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.14 MEMORY_MAP[13]

Address offset: 0x34


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.15 MEMORY_MAP[14]

Address offset: 0x38


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.16 MEMORY_MAP[15]

Address offset: 0x3C

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.




6.6.12.4.6.17 MEMORY_MAP[16]

Address offset: 0x40

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.






6.6.12.4.6.18 MEMORY_MAP[17]

Address offset: 0x44


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.19 MEMORY_MAP[18]

Address offset: 0x48


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.20 MEMORY_MAP[19]

Address offset: 0x4C


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.21 MEMORY_MAP[20]

Address offset: 0x50

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.




6.6.12.4.6.22 MEMORY_MAP[21]

Address offset: 0x54

NORDIC'


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.23 MEMORY_MAP[22]

Address offset: 0x58


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.24 MEMORY_MAP[23]

Address offset: 0x5C


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.25 MEMORY_MAP[24]

Address offset: 0x60


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.26 MEMORY_MAP[25]

Address offset: 0x64

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.






6.6.12.4.6.27 MEMORY_MAP[26]

Address offset: 0x68

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.28 MEMORY_MAP[27]

Address offset: 0x6C

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.

Bit nu	ımber		31 30	29 28	27 26	25 24	23 2	2 21	20 1	9 18	17 1	.6 15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
ID																	Α	Α	Α	Α	Α	Α.	A A	A	
Reset	0x00000	0000	0 0	0 0	0 0	0 0	0 (0 (0 0	0	0	0 0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
ID																									
Α	RW /	ADDR					The	physi	cal w	ord a	addr	ess u	sed	for	the v	/irtu	al re	egis	ter.						

6.6.12.4.6.29 MEMORY_MAP[28]

Address offset: 0x70


Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.

Α	RW ADDR				The pl	nysica	l wo	rd ad	dress	use	d for	the v	irtua	l re	gist	er.					
ID																					
Reset	t 0x00000000	0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0	0	0 (0 (
ID														Α	Α	ΑД	A	Α	Α	A A	A
Bit nu	umber	31 30 29	28 27 26	5 25 24	23 22	21 20	19	18 1	7 16 :	15 14	1 13	12 1	10	9	8	7 6	5	4	3	2 :	L 0

6.6.12.4.6.30 MEMORY_MAP[29]

Address offset: 0x74

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



6.6.12.4.6.31 MEMORY_MAP[30]

Address offset: 0x78

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.



A RW ADDR		The physical word address used for the virtual register.	
ID R/W Field			
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID		A A A A A A A A	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	. 0

6.6.12.4.6.32 MEMORY_MAP[31]

Address offset: 0x7C

Register for mapping the virtual register R[n] to a physical address in the PKA SRAM.

Bit nu	ımber		31 30) 29 2	28 27	26 2	25 24	23 2	2 22	L 20	19 1	8 17	16	15	14 1	3 1	2 11	10	9	8	7 (5 5	4	3	2	1 0
ID																			Α	Α /	Δ /	\ <i>A</i>	\ A	Α	Α	Α
Reset	0x0000	00000	0 0	0 (0 0	0 (0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0 () () (0	0	0	0 0
ID																										
Α	RW	ADDR						The	phys	sical	word	d add	dress	s us	ed f	or th	ne vi	rtua	re	giste	er.					

6.6.12.4.6.33 OPCODE

Address offset: 0x80

Operation code to be executed by the PKA engine.

Writing to this register triggers the PKA operation.

No	Bit nu	ımber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	1 10	9	8	7	6	5	4	3	2	1	0
RW TAG Holds the operation tag or the operand C virtual register index. RW REG_R Register Ox0 REG_R Register index. RW REG_B Register Ox1 Result register virtual register index. RW REG_B Register Ox1 Result is discarded. RW CONST_B Register Ox0 REG_B Register index. RW CONST_B Register Ox1 Result is discarded. RW REG_B Register Ox1 Result is discarded. RW CONST_B Register Ox1 Result is discarded. RW REG_B Register Ox1 Result is discarded. RW REG_B Register Ox1 REG_B is interpreted as a register index. RW REG_B Register Ox1 REG_B is interpreted as a constant. RW REG_A Operand A virtual register index. RW CONST_A Register Ox0 REG_B is interpreted as a constant. RW LEN This field controls the interpretation of REG_A. REG_A is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpreted as a register index. REG_B is interpret	ID				1	-1	1	1	1	Н	Н	Н	G	F	F	F	F	F	Е	D	D	D	D	D	С	В	В	В	В	В	Α	Α	Α	Α	Α	Α
RW TAG	Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW REG_R RW DISCARD_R Register																																				
RW DISCARD_R Register 0x0 REG_R is interpreted as a register index. Discard 0x1 Result is discarded. RW REG_B Operand B virtual register index. RW CONST_B Register 0x0 REG_B is interpreted as a register index. RW CONST_B Register 0x0 REG_B is interpreted as a register index. Constant 0x1 REG_B is interpreted as a register index. RW CONST_A REG_A Operand A virtual register index. RW CONST_A Register 0x0 REG_B is interpreted as a constant. RW CONST_A Register 0x0 REG_A is interpreted as a register index. Constant 0x1 REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. Department of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate 0x0 Terminate operation AddInc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddlinc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Decrement, or Modular Negate ModSubDecNeg 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	Α	RW	TAG										Но	lds	the	op	era	tio	n ta	g o	r th	ne c	pe	rar	ıd (iv C	tua	l re	gist	er i	nde	ex.				Ī
Register Discard 0x1 REG_R is interpreted as a register index. RW REG_B Operand B virtual register index. RW CONST_B Register 0x0 REG_B is interpreted as a register index. RW CONST_B Register 0x0 REG_B is interpreted as a register index. Constant 0x1 REG_B is interpreted as a register index. RW REG_A Operand A virtual register index. RW CONST_A Register 0x0 REG_B is interpreted as a constant. RW CONST_A Register 0x0 REG_A is interpreted as a register index. Constant 0x1 REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a constant. RW LEN This field controls the interpretation of REG_A. REG_A is interpreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Operation code to be executed by the PKA engine Terminate 0x0 Terminate operation Addinc 0x4 Add or increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddinc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate RW OPCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	В	RW	REG_R										Re	sul	t re	gist	er١	rirtu	ıal r	egi	ste	r in	de	х.												
Discard 0x1 Result is discarded. RW REG_B RW CONST_B Register COnstant Constant RW REG_A CONST_A Register Constant RW CONST_A Register Constant RW CONST_A Register Constant RW CONST_A Register Constant Constant Constant Constant Constant REG_A is interpreted as a constant. REG_A is interpreted as a register index. REG_A is interpreted as a constant. REG_A is interpreted as a constant. REG_A is interpreted as a constant. The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate Ox0 Terminate operation Addlnc Ox4 Add or Increment SubDecNeg Ox5 Subtract, Decrement, or Negate ModAddlnc Ox6 Modular Add or Modular Increment ModSubDecNeg Ox7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO Ox8 Perform AND, test, or clear ORCOPYSETO Ox9 Perform OR, copy, or set bits XORFLPOINVCMP OxA Perform XOR, flip bits, invert, or compare	С	RW	DISCARD_R										Th	is fi	ield	100	ntro	ls t	he i	nte	rp	reta	atic	n c	f R	EG_	_R.									
RW REG_B CONST_B Register Ox0 REG_B is interpreted as a register index. REG_A CONST_A Register Ox0 CONST_A Register Ox0 REG_B is interpreted as a register index. Operand A virtual register index. Operand A virtual register index. This field controls the interpretation of REG_B. REG_A is interpreted as a constant. RW CONST_A Register Ox0 REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a register index. The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate Ox0 Operation code to be executed by the PKA engine Terminate operation AddInc Ox4 Add or Increment SubDecNeg Ox5 Subtract, Decrement, or Negate ModAddInc Ox6 Modular Add or Modular Increment ModSubDecNeg Ox7 Modular Subtract, Modular Decrement, or Modular Negate Perform AND, test, or clear Perform AND, test, or clear Perform XOR, flip bits, invert, or compare				Register	0x	0							RE	G_I	R is	inte	epr	etec	d as	a r	egi	ste	r ir	nde	х.											
RW CONST_B Register				Discard	0x	1							Re	sul	t is	disc	arc	led.																		
Register 0x0 REG_B is intepreted as a register index. Constant 0x1 REG_B is intepreted as a constant. RW REG_A Operand A virtual register index. This field controls the interpretation of REG_A. Register 0x0 REG_A is intepreted as a register index. Constant 0x1 REG_A is intepreted as a register index. Constant 0x1 REG_A is intepreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Operation code to be executed by the PKA engine Terminate 0x0 Terminate operation Addinc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddinc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	D	RW	REG_B										Ор	era	and	Βv	irtu	al r	egis	ter	in	dex														
Constant 0x1 REG_B is interpreted as a constant. RW REG_A REG_A Register 0x0 REG_A is interpretation of REG_A. Register 0x0 REG_A is interpreted as a register index. Constant 0x1 REG_A is interpreted as a register index. REG_A is interpreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Operation code to be executed by the PKA engine Terminate 0x0 Terminate operation AddInc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate Perform AND, test, or clear ORCOPYSET0 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	E	RW	CONST_B										Th	is fi	ield	100	ntro	ls t	he i	nte	rp	reta	atic	n c	f R	EG_	_В.									
RW REG_A CONST_A Register Ox0 REG_A is interpreted as a register index. REG_A is interpreted as a register index. REG_A is interpreted as a constant. The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate Ox0 AddInc Ox4 Add or Increment SubDecNeg Ox5 ModAddInc Ox6 Modular Add or Modular Increment ModSubDecNeg Ox7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLR0 Ox8 Perform AND, test, or clear ORCOPYSETO Ox9 Perform OR, copy, or set bits XORFLPOINVCMP OxA Perform XOR, flip bits, invert, or compare				Register	0x	0							RE	G_I	B is	inte	epr	etec	d as	a r	egi	ste	r ir	nde	х.											
RW CONST_A Register 0x0 REG_A is intepreted as a register index. Constant 0x1 REG_A is intepreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate Ox0 Addlnc Ox4 Add or Increment SubDecNeg Ox5 ModAddlnc Ox6 Modular Add or Modular Increment ModSubDecNeg Ox7 Modular Add or Modular Decrement, or Modular Negate ANDTSTOCLRO Ox8 Perform AND, test, or clear ORCOPYSETO Ox9 Perform OR, copy, or set bits XORFLPOINVCMP Ox0 REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a register index. REG_A is intepreted as a constant. The length of the operands. The length of the operands. Perform SOR OR				Constant	0x	1							RE	G_I	B is	inte	epr	etec	d as	a c	on	sta	nt.													
Register 0x0 REG_A is intepreted as a register index. Constant 0x1 REG_A is intepreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate 0x0 Operation code to be executed by the PKA engine Terminate 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLR0 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	F	RW	REG_A										Op	era	and	Αv	irtu	al r	egis	ter	in	dex	١.													
Constant 0x1 REG_A is intepreted as a constant. RW LEN The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Operation code to be executed by the PKA engine Terminate 0x0 Terminate operation Addlnc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddlnc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	G	RW	CONST_A										Th	is fi	ield	100	ntro	ls t	he i	nte	rp	reta	atic	n c	of R	EG_	_A.									
The length of the operands. This value serves as an PKA length register index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate Ox0 AddInc Ox4 Add or Increment SubDecNeg Ox5 Subtract, Decrement, or Negate ModAddInc Ox6 Modular Add or Modular Increment ModSubDecNeg Ox7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO Ox8 Perform AND, test, or clear ORCOPYSETO Ox9 Perform OR, copy, or set bits XORFLPOINVCMP OxA Perform XOR, flip bits, invert, or compare				Register	0x	0							RE	G_/	A is	inte	epr	ete	d as	a r	egi	iste	r ir	nde	x.											
index. E.g.: if LEN field value is set to 0, PKA_L[0] holds the size of the operands. RW OPCODE Terminate 0x0 Terminate operation Addlnc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddlnc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				Constant	0x	1							RE	G_/	A is	inte	epr	etec	d as	a c	on	sta	nt.													
OPCODE Terminate	Н	RW	LEN										Th	e le	engt	h o	f th	e o	per	and	s.	Thi	S V	alue	e se	erve	s as	an	PK.	A le	ngt	h re	egis	ter		
RW OPCODE Terminate													inc	lex	. Ε. _ξ	g.: i1	f LE	N fi	eld	val	ue	is s	et	to (), P	KA_	_L[0)] h	olds	the	e siz	ze o	f th	ie		
Terminate 0x0 Terminate operation AddInc 0x4 Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare													ор	era	ınds	i.																				
Add or Increment SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLR0 0x8 Perform AND, test, or clear ORCOPYSET0 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare	I	RW	OPCODE										Op	era	atio	n co	ode	to l	be e	exec	ut	ed	by	the	Pk	(A e	ngi	ne								
SubDecNeg 0x5 Subtract, Decrement, or Negate ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				Terminate	0x	0							Ter	mi	nat	e o	oer	atio	n																	
ModAddInc 0x6 Modular Add or Modular Increment ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLR0 0x8 Perform AND, test, or clear ORCOPYSET0 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				AddInc	0x	4							Ad	d o	r In	cre	me	nt																		
ModSubDecNeg 0x7 Modular Subtract, Modular Decrement, or Modular Negate ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				SubDecNeg	0x	5							Sul	btr	act,	De	cre	mei	nt, c	or N	leg	ate														
ANDTSTOCLRO 0x8 Perform AND, test, or clear ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				ModAddInc	0x	6							Mo	odu	ılar	Add	o b	Mo	odu	lar	Inc	ren	ner	nt												
ORCOPYSETO 0x9 Perform OR, copy, or set bits XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				ModSubDecNeg	0x	7							Mo	odu	ılar	Sub	tra	ct, I	Mod	dula	ar I	Dec	rer	ner	nt,	or N	Лoc	lula	r Ne	ega	te					
XORFLPOINVCMP 0xA Perform XOR, flip bits, invert, or compare				ANDTSTOCLRO	0x	8							Pe	rfo	rm /	AN[), te	est,	or o	lea	r															
				ORCOPYSET0	0x	9							Pe	rfo	rm (OR,	col	oy, o	or s	et b	its															
SHRO OvC Shift right 0 operation				XORFLPOINVCMP	0x	Α							Pe	rfo	rm)	KOF	R, fl	p b	its,	inv	ert	, or	co	mp	are	9										
Sinto oxe Sintengite o operation				SHR0	0x	C							Shi	ift ı	righ	t 0	оре	rati	ion																	



Bit number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		1 1 1 1 1 1 1 1	H G F F F F E D D D D D C B B B B A A A A A
Reset 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
	SHR1	0xD	Shift right 1 operation
	SHL0	0xE	Shift left 0 operation
	SHL1	0xF	Shift left 1 operation
	MulLow	0x10	Multiply low operation
	ModMul	0x11	Modular multiply operation
	ModMulN	0x12	Modular multiply N operation
	ModExp	0x13	Modular exponentiation operation
	Division	0x14	Division operation
	ModInv	0x15	Modular inversion operation
	ModDiv	0x16	Modular division operation
	MulHigh	0x17	Multiply high operation
	ModMLAC	0x18	Modular multiplication acceleration
	ModMLACNR	0x19	Modular multiplication acceleration where final reduction is omitted
	Reduction	0x1B	Reduction operation

6.6.12.4.6.34 N_NP_T0_T1_ADDR

Address offset: 0x84

This register defines the N, Np, T0, and T1 virtual register index.

Bit nu	mber		31 30	29 2	8 27	26	25 24	23	22	21 20) 19	18	17	16	15	14 1	.3 1	2 11	l 10	9	8	7	6	5 4	4 3	3 2	1	0
ID											D	D	D	D	D	С	C (C	С	В	В	В	В	В	A A	4 A	Α	A
Reset	0x000	FF820	0 0	0 (0 0	0	0 0	0	0	0 0	1	1	1	1	1	1	1 1	. 1	0	0	0	0	0	1 (0 (0	0	0
ID																												
Α	RW	N_VIRTUAL_ADDR						Reg	giste	er N v	/irtu	ıal r	egis	ter	ind	ex. I	Defa	ult	is R0).								
В	RW	NP_VIRTUAL_ADDR						Reg	giste	er Np	virt	tual	reg	iste	r in	dex.	De	faul	t is F	R1.								
С	RW	T0_VIRTUAL_ADDR						Ten	npo	rary	regi	ster	0 v	irtu	al r	egis	ter i	nde	x. D	efa	ult i	s R3	30.					
D	RW	T1_VIRTUAL_ADDR						Ten	npo	rary	regi	ster	1 v	irtu	al r	egis	ter i	nde	x. D	efa	ult i	s R3	31.					

6.6.12.4.6.35 PKA_STATUS

Address offset: 0x88

This register holds the status for the PKA pipeline.


Bit nu	ımber			31	30 2	9 2	8 27 :	26 2	25 24	1 23	3 22 :	21 20	19	18	17	16	15 1	14 1	3 1	2 1:	1 10	9	8	7	6	5	4	3 2	1	0
ID												K	K	K	K	K	J	I I	H (i F	Ε	D	С	В	В	В	В	4 A	A	Α
Reset	0x000	01000		0	0 (0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0 (D 1	۱ 0	0	0	0	0	0	0	0 (0	0	0
ID																														
Α	R	ALU_MSB_4BITS								Tł	ne mo	st si	gnif	icar	it 4-	bits	of	the	оре	eran	d up	oda	ted	in s	hift	ор	erat	ion.		
В	R	ALU_LSB_4BITS								Tł	ne lea	st się	gnifi	ican	t 4-	bits	of 1	the	ope	ran	d up	dat	ed	in s	hift	ор	erati	on.		
С	R	ALU_SIGN_OUT								In	dicat	es th	e M	ISB :	sign	of t	the	last	ор	erat	ion.									
D	R	ALU_CARRY								Н	olds t	he ca	arry	of t	he	last	ALU	J op	era	tior	١.									
E	R	ALU_CARRY_MOD								Н	olds t	he ca	arry	of t	he	last	mo	dula	ar o	per	atio	n.								
F	R	ALU_SUB_IS_ZERO								In	dicat	es th	e la	st sı	ubtr	acti	on	ope	rati	on s	ign.									
G	R	ALU_OUT_ZERO								In	dicat	es if	the	resu	ult c	f Al	U C	DUT	is z	ero										
Н	R	ALU_MODOVRFLW								M	odul	ar ov	erfl	ow 1	flag	•														
1	R	DIV_BY_ZERO								In	dicat	ion if	the	div	isio	n is	do	ne b	y ze	ero.										
J	R	MODINV_OF_ZERO								In	dicat	es th	e m	odu	ılar	inve	erse	of a	zerc	١.										
K	R	OPCODE								0	pcod	e of t	he l	ast	ope	rati	on													





6.6.12.4.6.36 PKA_SW_RESET


Address offset: 0x8C Reset the PKA engine.



6.6.12.4.6.37 PKA_L[0]

Address offset: 0x90


This register holds the operands bit size.



6.6.12.4.6.38 PKA_L[1]

Address offset: 0x94


This register holds the operands bit size.



6.6.12.4.6.39 PKA_L[2]

Address offset: 0x98

This register holds the operands bit size.



6.6.12.4.6.40 PKA_L[3]

Address offset: 0x9C

This register holds the operands bit size.

4413 417 v1.11 269




Bit nu	ımber	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Reset	0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW OpSize		Operand bit size.

6.6.12.4.6.41 PKA_L[4]

Address offset: 0xA0

This register holds the operands bit size.



6.6.12.4.6.42 PKA_L[5]

Address offset: 0xA4

This register holds the operands bit size.

Bit nu	ımber		31 30 29 28 27 26 25	5 24 23	22 2	21 20	19 1	8 17	16 1	5 14	13	12 1	1 10	9	8	7	6	5	4	3	2 1	0
ID												A A	A	Α	Α	Α	Α	Α	Α	Α /	4 Α	. A
Reset	0x0000	0000	0 0 0 0 0 0 0	0 0	0	0 0	0 (0 0	0 0	0	0	0 (0	0	0	0	0	0	0	0 (0 0	0
ID																						
Α	RW	OpSize		Oı	eran	d bit	size.															

6.6.12.4.6.43 PKA_L[6]

Address offset: 0xA8


This register holds the operands bit size.

Bit nu	mber	31 30 29	28 27 26	5 25 24	23 22	21 20	19 18	17 1	6 15	14 1	3 12	11 1	0 9	8	7	6 5	5 4	3	2 1	1 0
ID											Α	Α /	4 A	Α	Α	A A	A	Α	A A	4 А
Reset	0x00000000	0 0 0	0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 (0	0 (0 0	0	0	0 (0	0	0 (0 0
ID																				
	RW OpSize					nd bit s														

6.6.12.4.6.44 PKA_L[7]

Address offset: 0xAC

This register holds the operands bit size.




6.6.12.4.6.45 PKA_PIPE

Address offset: 0xB0






Status register indicating if the PKA pipeline is ready to receive a new OPCODE.



6.6.12.4.6.46 PKA_DONE

Address offset: 0xB4


Status register indicating if the PKA operation has been completed.



6.6.12.4.6.47 PKA_VERSION

Address offset: 0xC4


PKA engine HW version. Reset value holds the version.



6.6.12.4.6.48 PKA_SRAM_WADDR

Address offset: 0xD4

Start address in PKA SRAM for subsequent write transactions.




6.6.12.4.6.49 PKA_SRAM_WDATA

Address offset: 0xD8

Write data to PKA SRAM. Writing to this register triggers a DMA transaction writing data into PKA SRAM. The DMA address offset is automatically incremented during write.






6.6.12.4.6.50 PKA_SRAM_RDATA

Address offset: 0xDC


Read data from PKA SRAM. Reading from this register triggers a DMA transaction read data from PKA SRAM. The DMA address offset is automatically incremented during read.



6.6.12.4.6.51 PKA_SRAM_WCLEAR

Address offset: 0xE0


Register for clearing PKA SRAM write buffer.



6.6.12.4.6.52 PKA_SRAM_RADDR

Address offset: 0xE4

Start address in PKA SRAM for subsequent read transactions.



6.6.12.5 RNG engine

CRYPTOCELL implements a Random Number Generator (RNG) engine which uses a True Random Number Generator (TRNG) for its entropy collection.

The TRNG is a full entropy design compliant with:

- FIPS 140-2: Security requirements for Cryptographic Modules
- BSI AIS-31: Functionality Classes and Evaluation Methodology for True Random Number Generators
- NIST SP 800-90B: Recommendation for the Entropy Sources Used for Random Bit Generation

where a ring-oscillator is used as the noise source.



The entropy collected using the RNG engine can in turn be used for seeding a Pseudo Random Number Generator (PRNG) as defined in NIST SP 800-90A: *Recommendation for Random Number Generation Using Deterministic Random Bit Generators*.

NIST SP 800-90A define three Deterministic Random Bit Generator (DRBG) that are considered cryptographically secure pseudorandom number generators for use in cryptography: Hash DRBG, HMAC DRBG, and CTR DRBG.

The CRYPTOCELL DRBG implementation is a combination of hardware and software, where CTR DRBG is implemented using the the AES engine running AES encryption in counter (CTR) mode as the underlying cipher. This DRBG instance is seeded with random entropy from the RNG engine.

6.6.12.5.1 Ring oscillator length configuration

The RNG engine must be configured with specific parameters to ensure correct operation in order to output random bits with sufficient entropy.

The noise source used for collecting entropy is based on inverter timing jitter that is collected from a dedicated on-chip free-running ring oscillator. The ring oscillator length, i.e. the number of inverters in the chain, can be configured using register TRNG_CONFIG on page 279.

In total there are four different ring oscillator lengths that can be selected, referred to as ROSC1 through ROSC4. For each of these four configurable lengths a corresponding sample count value is provided in register TRNG90B.ROSC1 on page 45 through register TRNG90B.ROSC4 on page 46.

The sampling frequency is configured using register SAMPLE_CNT on page 281, and the programmed value defines the number of CPU clock cycles between two consecutive ring oscillator samples. The configured sample count value is the minimum number of clock cycles that is enough to get independent outputs from the ring oscillator and must match that of the configured ROSC length.

The following steps describe how to set the RNG engine parameters described above:

- 1. Enable RNG engine clock using register RNG_CLK on page 284.
- 2. Reset the RNG engine using register RNG_SW_RESET on page 282.
- **3.** Re-enable RNG engine clock and select a device-specific sample count from registers TRNG90B.ROSC1 on page 45 through TRNG90B.ROSC4 on page 46 starting with the smallest one, and program the value into register SAMPLE CNT on page 281.
- **4.** Perform a readback of the selected sample count value.
- **5.** Set the corresponding ROSC length in register TRNG_CONFIG on page 279 to match the selected sample count selection.
- 6. Enable the noise source using register NOISE SOURCE on page 281.
- 7. Wait until event EHR_VALID_INT in register RNG_ISR on page 278 trigger to indicate successful collection of 192 bits of random data. The result can be read from registers EHR_DATA[0] on page 279.
- 8. If events AUTOCORR_ERR_INT, CRNGT_ERR_INT, or VNC_ERR_INT in register RNG_ISR on page 278 trigger, the RNG engine must be re-configured starting from step 2 above. Increase the ROSC length by a factor of one, and pick the corresponding sample count value from FICR. This step must be repeated until the collection of 192 bits of random data can be collected without an error event being triggered.

It is recommended to always try the shortest ROSC length first, allowing the RNG engine to complete the entropy collection in a shorter time and keep the ring oscillator turned off for longer periods in order to save power.

6.6.12.5.2 RNG SRAM

The 2 kB SRAM memory connected to the RNG engine can be used for storing a large pool of random entropy.

NORDIC

The RNG SRAM memory is not directly mapped to the device memory map. Instead, any read or write operation using word granularity to this memory region must be done using RNG SRAM interface on page 301. Larger payloads than word granularity can be processed using the DIN DMA engine on page 288 and DOUT DMA engine on page 292.

Before any RNG SRAM read or write transaction can be performed, the CRYPTOCELL must be enabled.

Writing data to the RNG SRAM involves the following steps:

- 1. Set the Address Offset: Specify the starting byte address for writing by setting register SRAM_ADDR on page 302. An offset value of 0×0 points to the first 32-bits word in the RNG SRAM memory. An offset value of 0×10 points to the fourth 32-bits word in the RNG SRAM memory.
- **2. Write Data**: When register SRAM_DATA_READY on page 302 indicates DMA engine is idle, data is written to register SRAM_DATA on page 301. The address will automatically increment after each write, allowing writes to the next word without needing to set the offset again.

Reading data from the RNG SRAM involves the following steps:

- 1. Set the Read Address: Specify the starting byte address for reading by setting register SRAM_ADDR on page 302
- **2. Discard first read**: Read and discard the first value from register SRAM_DATA on page 301, as it will contain the previous value pointed to by register SRAM_ADDR on page 302.
- **3. Read Data**: When register SRAM_DATA_READY on page 302 indicates DMA engine is idle, retrieve the data from register SRAM_DATA on page 301. Similar to the write address, the read address will auto-increment with each read, setting it to the next word.

Note: Once the address register reaches the last RNG SRAM address, the automatic address incrementation halts. Any subsequent read or write transaction will cause the DMA engine to continue operating on the last 32-bits word in the RNG SRAM memory.

6.6.12.5.3 TRNG hardware tests

The RNG engine has a number of built-in hardware tests for making sure the collected entropy from the TRNG is of sufficient quality.




Figure 47: CRYPTOCELL True Random Number Generator

The TRNG collects random bits from the noise source according to the programmed sample counter value in register SAMPLE_CNT on page 281. The sampled bits are post-processed in a von Neumann corrector (VNC) before being subjected to a continuous random number generation test (CRNGT) and autocorrelation test.

192 bits of random data can be read from the entropy holding registers EHR_DATA[0] on page 279 once interrupt EHR_VALID_INT in register RNG_ISR on page 278 trigger. If this interrupt is masked away in register RNG_IMR on page 277, the status register TRNG_VALID on page 279 contains field EHR_DATA which can be polled when the random data is valid. Reading the most significant word from EHR_DATA registers will reset register TRNG_VALID and a new 192 bits collection period will start.



Note:

To ensure proper operation when reading 192 bits of random data from the EHR_DATA registers of the RNG engine the data must be read in ascending order, starting with:

- EHR DATA[0]
- EHR DATA[1]
- EHR_DATA[2]
- EHR_DATA[3]
- EHR DATA[4]
- EHR_DATA[5]

6.6.12.5.3.1 von Neumann Corrector

The von Neumann Corrector (VNC) is designed to balance the succession of '1' and '0' bits being output by the TRNG noise source.

The input bits to the VNC is tested for bit equality, meaning a sequence of 32 consequtive bits with the same bit value will trigger event VNC_ERR_INT in register RNG_ISR on page 278.

If no error event is triggered, the input bits will be balanced using the VNC as shown in the figure below, and the resulting output bits will be subjected to additional TRNG tests. The VNC produce output only if the noise source is active, see register NOISE_SOURCE on page 281.




Figure 48: CRYPTOCELL von Neumann corrector

The VNC statistically output one bit for each 4 input bits sampled, meaning the average output rate of the TRNG is 1 / (SAMPLE CNT * 4) bits per CPU clock cycle.

6.6.12.5.3.2 Continuous random number generation test

The Continuous random number generation test (CRNGT) process the balanced output of random data from the von Neumann corrector.

In the event that two consecutive blocks of 16 collected bits are equal, the CRNGT will trigger event CRNGT ERR INT in register RNG_ISR on page 278.

6.6.12.5.3.3 Autocorrelation test

The Autocorrelation test determine if there over time is a bias in the random bit sequences towards certain values or patterns, or if the bits in the sequence are truly independent.

If a bias in the collected bit stream is detected, the output will be discarded and the error flagged in register AUTOCORR_STATISTIC on page 282. If a bias is detected four consecutive times in a row, the autocorrelation test will trigger event AUTOCORR_ERR_INT in register RNG_ISR on page 278. In this situation the TRNG will cease to function until manually reset using register RNG_SW_RESET on page 282.



6.6.12.5.4 Cryptographic flow

The following section describe a simple cryptographic flow for this engine.

```
/* Enable CRYPTOCELL subsystem */
NRF_CRYPTOCELL->ENABLE = CRYPTOCELL_ENABLE_ENABLE_Enabled;
/* Enable engine clock */
NRF_CC_RNG->RNG_CLK = CC_RNG_RNG_CLK_ENABLE_Enable;
/* Reset engine */
NRF_CC_RNG->RNG_SW_RESET = CC_RNG_RNG_SW_RESET_RESET_Enable;
/\star Configure sampling rate between consecutive bits \star/
do {
    NRF_CC_RNG->RNG_CLK = CC_RNG_RNG_CLK_ENABLE_Enable;
   NRF CC RNG->SAMPLE CNT = NRF FICR->TRNG90B.ROSC1;
} while ( NRF CC RNG->SAMPLE CNT != NRF FICR->TRNG90B.ROSC1 );
/* Configure ROSC length */
NRF CC RNG->TRNG CONFIG = CC RNG TRNG CONFIG ROSC LEN ROSC1;
/* Enable noise source */
NRF CC RNG->NOISE SOURCE = CC RNG NOISE SOURCE ENABLE Enabled;
/* Wait for random data to be sampled */
while ((NRF_CC_RNG->RNG_ISR & CC_RNG_RNG_ISR_EHR_VALID_INT_Msk) == 0) {}
/* 192 bits of random data now available in
   NRF_CC_RNG->EHR_DATA[0] to NRF_CC_RNG->EHR_DATA[5] */
```

6.6.12.5.5 Registers

Instances

Instance	Base address	Description
CC_RNG	0x5002B000	CRYPTOCELL RNG engine

Register overview

Register	Offset	Description
RNG_IMR	0x100	Interrupt mask register. Each bit of this register holds the mask of a single interrupt source.
RNG_ISR	0x104	Interrupt status register. Each bit of this register holds the interrupt status of a single interrupt
		source. If corresponding RNG_IMR bit is unmasked, an interrupt is generated.
RNG_ICR	0x108	Interrupt clear register. Writing a 1 bit into a field in this register will clear the corresponding bit in
		RNG_ISR.
TRNG_CONFIG	0x10C	TRNG ring oscillator length configuration
TRNG_VALID	0x110	This register indicates if TRNG entropy collection is valid.



Register	Offset	Description
EHR_DATA[0]	0x114	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
		The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.
EHR_DATA[1]	0x118	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
		The initial EHR DATA[0] register holds the least significant bits [31:0] of the random data value.
EHR DATA[2]	0x11C	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
FUD DATA[2]	0.420	The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.
EHR_DATA[3]	0x120	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
		The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.
EHR_DATA[4]	0x124	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
		The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.
EHR_DATA[5]	0x128	The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.
		The initial EHR DATA[0] register holds the least significant bits [31:0] of the random data value.
NOISE_SOURCE	0x12C	This register controls the ring oscillator circuit used as a noise source.
SAMPLE_CNT	0x130	Sample count defining the number of CPU clock cycles between two consecutive noise source
		samples.
AUTOCORR_STATISTIC	0x134	Statistics counter for autocorrelation test activations. Statistics collection is stopped if one of the
		counters reach its limit of all ones.
TRNG_DEBUG	0x138	Debug register for the TRNG. This register is used to bypass TRNG tests in hardware.
RNG_SW_RESET	0x140	Reset the RNG engine.
RNG_BUSY	0x1B8	Status register for RNG engine activity.
TRNG_RESET	0x1BC	Reset the TRNG, including internal counter of collected bits and registers EHR_DATA and
		TRNG_VALID.
RNG_HW_FLAGS	0x1C0	Hardware configuration of RNG engine. Reset value holds the supported features.
RNG_CLK	0x1C4	Control clock for the RNG engine.
RNG_DMA	0x1C8	Writing to this register enables the RNG DMA engine.
RNG_DMA_ROSC_LEN	0x1CC	This register defines which ring oscillator length configuration should be used when using the RNG
		DMA engine.
RNG_DMA_SRAM_ADDR	0x1D0	This register defines the start address in TRNG SRAM for the TRNG data to be collected by the RNG
		DMA engine.
RNG_DMA_SAMPLES_NUM	0x1D4	This register defines the number of 192-bits samples that the RNG DMA engine collects per run.
RNG_WATCHDOG_VAL	0x1D8	This register defines the maximum number of CPU clock cycles per TRNG collection of 192-bits
		samples. If the number of cycles for a collection exceeds this threshold the WATCHDOG interrupt is
		triggered.
RNG_DMA_BUSY	0x1DC	Status register for RNG DMA engine activity.

6.6.12.5.5.1 RNG_IMR

Address offset: 0x100

Interrupt mask register. Each bit of this register holds the mask of a single interrupt source.

Bit nu	umber			31	30	29 2	28 2	27 2	6 2	25 2	4 2	23 2	2 2	1 20	0 1	9 1	8 1	7 10	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																													F	Ε	D	С	В	Α
Reset	t 0x000	0003F		0	0	0	0	0 (0	0 () (0 0) (0) () () (0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
ID																																		
Α	RW	EHR_VALID_MASK									S	See F	RNO	G_IS	R f	or e	exp	lana	tio	n oı	n th	is ir	ter	rup	t.									
			IRQEnable	0								Do n	ot	mas	k E	HR	int	erru	pt i	i.e.	inte	rru	pt i	s ge	ner	ate	d							
			IRQDisable	1							N	Masl	ς El	HR i	nte	rru	pt i	.e. ı	no i	nte	rup	t is	gei	nera	itec	t								
В	RW	AUTOCORR_ERR_M	ASK								S	See F	RNO	G_IS	R f	or e	exp	lana	tio	n oı	th	is ir	ter	rup	t.									
			IRQEnable	0							0	Do n	ot	mas	k a	uto	100	rela	tio	n in	teri	upt	i.e	. int	err	upt	is	gen	era	ted				
			IRQDisable	1							N	Masl	c a	utoc	orr	rela	tio	n in	err	upt	i.e.	no	int	erru	ıpt i	is g	ene	erat	ed					
С	RW	CRNGT_ERR_MASK									S	See F	RNO	G_IS	R f	or e	exp	lana	tio	n or	n th	is ir	iter	rup	t.									



Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset	0x000	0003F		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1
ID					Description
			IRQEnable	0	Do not mask the CRNGT error interrupt i.e. interrupt is generated
			IRQDisable	1	Mask the CRNGT error interrupt i.e. no interrupt is generated
D	RW	VNC_ERR_MASK			See RNG_ISR for explanation on this interrupt.
			IRQEnable	0	Do not mask the von Neumann corrector error interrupt i.e. interrupt is
					generated
			IRQDisable	1	Mask the von Neumann corrector error interrupt i.e. no interrupt is
					generated
E	RW	WATCHDOG_MASK			See RNG_ISR for explanation on this interrupt.
			IRQEnable	0	Do not mask the watchdog interrupt i.e. interrupt is generated
			IRQDisable	1	Mask the watchdog interrupt i.e. no interrupt is generated
F	RW	DMA_DONE_MASK			See RNG_ISR for explanation on this interrupt.
			IRQEnable	0	Do not mask the RNG DMA completion interrupt i.e. interrupt is generated
			IRQDisable	1	Mask the RNG DMA completion interrupt i.e. no interrupt is generated

6.6.12.5.5.2 RNG_ISR

Address offset: 0x104

Interrupt status register. Each bit of this register holds the interrupt status of a single interrupt source. If corresponding RNG_IMR bit is unmasked, an interrupt is generated.


Bit nu	mber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F E D C B A
Reset	0x000	00000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	R	EHR_VALID_INT		192-bits have been collected and are ready to be read.
В	R	AUTOCORR_ERR_INT		Autocorrelation error. Failure occurs when autocorrelation test has failed
				four times in a row. Once set, the TRNG ceases to function until next reset.
С	R	CRNGT_ERR_INT		Continuous random number generator test error. Failure occurs when two
				consecutive blocks of 16 collected bits are equal.
D	R	VNC_ERR_INT		von Neumann corrector error. Failure occurs if 32 consecutive collected bits
				are identical, ZERO, or ONE.
E	R	WATCHDOG_INT		Maximum number of CPU clock cycles per sample have been exceeded. See
				RNG_WATCHDOG_VAL for more information.
F	R	DMA_DONE_INT		RNG DMA to SRAM is completed.

6.6.12.5.5.3 RNG_ICR

Address offset: 0x108

Interrupt clear register. Writing a 1 bit into a field in this register will clear the corresponding bit in RNG_ISR.






6.6.12.5.5.4 TRNG_CONFIG

Address offset: 0x10C


TRNG ring oscillator length configuration



6.6.12.5.5.5 TRNG VALID

Address offset: 0x110

This register indicates if TRNG entropy collection is valid.



6.6.12.5.5.6 EHR_DATA[0]


Address offset: 0x114

The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.

These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.






6.6.12.5.5.7 EHR_DATA[1]

Address offset: 0x118

The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.

These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.




6.6.12.5.5.8 EHR_DATA[2]

Address offset: 0x11C

The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.

These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.



6.6.12.5.5.9 EHR_DATA[3]

Address offset: 0x120

The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.

These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.

Δ	R	VALUE								Rai	ndn	m r	lata	val	IIE																
ID																															
Reset	t 0x000	00000	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID			Α	A	Δ .	A	Α	Α	Α	Α	Α	Α	Α	Α.	A A	Α Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	A A	4 A
Bit nu	umber		31	30 2	9 2	8 27	26	25	24	23	22	21	20 :	19 1	l8 1	7 1	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0

6.6.12.5.5.10 EHR_DATA[4]


Address offset: 0x124



The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR DATA[0] register holds the least significant bits [31:0] of the random data value.

These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.




6.6.12.5.5.11 EHR_DATA[5]

Address offset: 0x128

The entropy holding registers (EHR) hold 192-bits random data collected by the TRNG.

The initial EHR_DATA[0] register holds the least significant bits [31:0] of the random data value.


These registers are readable if register TRNG_VALID on page 279 is Valid. Reading register EHR_DATA[5] will clear the content, reset TRNG_VALID, and start a new 192 bits collection period.



6.6.12.5.5.12 NOISE_SOURCE

Address offset: 0x12C

This register controls the ring oscillator circuit used as a noise source.




6.6.12.5.5.13 SAMPLE_CNT

Address offset: 0x130

Sample count defining the number of CPU clock cycles between two consecutive noise source samples.

After selecting the desired ring oscillator length configuration in TRNG_CONFIG on page 279 this register must be set to the corresponding value from FICR.TRNG90B.ROSC1-4.





If the von Neumann corrector is bypassed, the minimum value set in this register must not be smaller than decimal 17.

6.6.12.5.5.14 AUTOCORR_STATISTIC

Address offset: 0x134

Statistics counter for autocorrelation test activations. Statistics collection is stopped if one of the counters reach its limit of all ones.

Bit nu	ımber		31 3	0 29	28	27 2	26 25	5 24	23	22	21	20 1	19 1	18 1	7 16	5 15	14	13	12 1	11 :	10 !	9	8 7	7 (5 5	4	3	2	1	0
ID											В	В	В	ВЕ	3 B	В	В	Α	Α	Α	Α,	A	A A	Δ /	Δ Δ	A	Α	Α	Α	Α
Reset	0x000	00000	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0 () (0	0	0	0	0	0
ID																														
Α	RW	AUTOCORR_TRYS							Со	unt	eac	h ti	me	an a	uto	corı	ela	tion	tes	t st	arts	. A	ny v	vrit	e to	the	fiel	d re	sets	,
									the	e co	unt	er.																		
В	RW	AUTOCORR_FAILS							Со	unt	eac	h ti	me	an a	uto	corı	ela	tion	tes	t fa	ils.	Any	y wr	ite	to t	he fi	eld	rese	ets	
									the	co	unt	er.																		

6.6.12.5.5.15 TRNG_DEBUG

Address offset: 0x138

Debug register for the TRNG. This register is used to bypass TRNG tests in hardware.

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	VNC_BYPASS			Bypass the von Neumann corrector post-processing test, including the 32
					consecutive bits test.
			Disabled	0	von Neumann corrector post-processing is active
			Enabled	1	Bypass the von Neumann corrector
В	RW	CRNGT_BYPASS			Bypass the Continuous Random Number Generator Test (CRNGT).
			Disabled	0	CRNGT is active
			Enabled	1	Bypass CRNGT
С	RW	AUTOCORR_BYPASS			Bypass the autocorrelation test.
			Disabled	0	Autocorrelation test is active
			Enabled	1	Bypass the autocorrelation test

6.6.12.5.5.16 RNG_SW_RESET

Address offset: 0x140

Reset the RNG engine.



Bit nu	ımber			31 30 29	28 27 2	26 25 :	24 23	22 21	l 20 1	19 18	17 1	6 15	14 1	3 12	11 1	0 9	8	7 (5 5	4	3 2	2 1	0
ID																							Α
Reset	0x000	00000		0 0 0	0 0	0 0	0 0	0 0	0	0 0	0 (0	0 (0	0 (0	0	0 (0	0	0 (0 0	0
ID																							
Α	W	RESET					Wr	iting a	any va	alue t	o this	add	ress	reset	s the	RNG	eng	gine	The	res	et ta	kes 4	1
							СР	U cloc	k cyc	les to	com	plete											
			Enable	1			Re	set RN	IG en	gine.													

6.6.12.5.5.17 RNG_BUSY

Address offset: 0x1B8


Status register for RNG engine activity.

Bit nu	mber			31	30	29 2	8 2	27 2	26	25	24	23	3 22	21	1 20	19	9 1	8 1	7 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																			ВА
Reset	0x0000	00000		0	0	0 (כ	0	0	0	0	0	0	0	0	0	() ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0 ()	0 0
ID																																			
Α	R	STATUS										RI	NG 6	eng	gine	sta	atu	ıs.																	
			Idle	0								RI	NG 6	eng	gine	is i	idle	е																	
			Busy	1								RI	NG 6	eng	gine	is l	bu:	sy																	
В	R	TRNG_STATUS										TF	RNG	sta	atus	5.																			
			Idle	0								TF	RNG	is	idle																				
			Busy	1								TF	RNG	is	bus	у																			

6.6.12.5.5.18 TRNG_RESET

Address offset: 0x1BC


Reset the TRNG, including internal counter of collected bits and registers EHR_DATA and TRNG_VALID.



6.6.12.5.5.19 RNG_HW_FLAGS

Address offset: 0x1C0

Hardware configuration of RNG engine. Reset value holds the supported features.





Bit nu	mber			31	30	29 2	8 2	7 26	5 25	24	23 2	2 2	1 20	0 19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2	1	0
ID																									Н	G	F	Ε	D	С	В.	Α
Reset	0x000	0000F		0	0	0 () (0	0	0	0 () (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	1	1	1	1
ID																																
D	R	BYPASS_EXISTS									If thi	s fl	ag is	s set	t, th	e e	ngin	e ir	nclu	de :	supp	ort	for I	оур	assi	ing	TRI	NG	test	s.		
E	R	PRNG_EXISTS									If thi	s fl	ag is	s set	t, th	e e	ngin	e ir	nclu	de	a pse	eudo	o-rai	ndo	m r	nun	nbe	r ge	enei	ato	r.	
F	R	KAT_EXISTS									If thi	s fl	ag is	s set	t, th	e e	ngin	e ir	nclu	de :	supp	ort	for I	kno	wn	ans	swe	r te	ests.			
G	R	RESEEDING_EXISTS									If thi	s fl	ag is	s set	t, th	e e	ngin	e ir	nclu	de:	supp	ort	for a	auto	oma	atic	res	ee	ding			
Н	R	RNG_USE_5_SBOXES	5																													
			Disable	0							20 S	ВО	(AE	S																		
			Enable	1							5 SB	OX	AES	;																		

6.6.12.5.5.20 RNG_CLK

Address offset: 0x1C4


Control clock for the RNG engine.

Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	ENABLE			Enables clock for the RNG engine.
			Disable	0	Disable clock for RNG engine.
			Enable	1	Enable clock for RNG engine.

6.6.12.5.5.21 RNG_DMA

Address offset: 0x1C8


Writing to this register enables the RNG DMA engine.




6.6.12.5.5.22 RNG_DMA_ROSC_LEN

Address offset: 0x1CC

This register defines which ring oscillator length configuration should be used when using the RNG DMA engine.







			21 20 20 20 27 26 25 27	. 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
				D C B A
0x0000	00000		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
				Description
RW	ROSC2			Use ROSC2 ring oscillator configuration.
		Disable	0	Disable ROSC2
		Enable	1	Enable ROSC2
RW	ROSC3			Use ROSC3 ring oscillator configuration.
		Disable	0	Disable ROSC3
		Enable	1	Enable ROSC3
RW	ROSC4			Use longest ROSC4 ring oscillator configuration.
		Disable	0	Disable ROSC4
		Enable	1	Enable ROSC4
	R/W RW	0x00000000 R/W Field RW ROSC2 RW ROSC3	OXOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	0x000000000 Value ID Value RW ROSC2 Disable 0 <t< td=""></t<>

6.6.12.5.5.23 RNG_DMA_SRAM_ADDR

Address offset: 0x1D0


This register defines the start address in TRNG SRAM for the TRNG data to be collected by the RNG DMA engine.

Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 1	9 18 17 16 15	5 14 13 12 1	1 10 9	8 7	6 5	4 3	2	1 0
ID							АА	A A	A A	. A A	А	АА
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0000	0 0	0 0	0 0	0 0	0	0 0
ID												
Α	RW RNG_SRAM_[DMA_ADDR		Start address	of the TRNG d	lata in TRNG	SRAM.					

6.6.12.5.5.24 RNG_DMA_SAMPLES_NUM

Address offset: 0x1D4

This register defines the number of 192-bits samples that the RNG DMA engine collects per run.



6.6.12.5.5.25 RNG_WATCHDOG_VAL

Address offset: 0x1D8

This register defines the maximum number of CPU clock cycles per TRNG collection of 192-bits samples. If the number of cycles for a collection exceeds this threshold the WATCHDOG interrupt is triggered.


Bit n	umber			31	30 2	29 28	3 27	26	25	24	23	22	21 2	20 1	9 1	8 17	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2 1	0
ID				А	Α .	А А	A	Α	Α	Α	Α	Α	Α	A	Δ /	4 A	Α	Α	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α	Α .	Δ Δ	A
Rese	t 0x000	00000		0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0
ID											Des																				
Α	RW	RNG_WATO	CHDOG_VAL								Def	ine	s th	ie m	axir	mun	n nu	mb	er c	f CF	U c	ock	сус	les	per	TRI	NG	coll	ectio	n	
											of 1	L92	-bit	s sa	mpl	es. I	fth	e nı	umb	er o	of cy	cles	for	а со	olle	ctio	n e	хсе	eds	his	
										1	thre	esh	old	the	WA	тсн	DO	G in	terr	upt	is tı	igge	red	l.							



6.6.12.5.5.26 RNG_DMA_BUSY

Address offset: 0x1DC

Status register for RNG DMA engine activity.



6.6.13 Host integration

This chapter describes host registers used to control CRYPTOCELL behavior.

6.6.13.1 CTL interface

The CTL interface controls the cryptographic flow and provide busy status for individual components in the CRYPTOCELL subsystem.

6.6.13.1.1 Registers

Instances

Instance	Base address	Description
CC_CTL	0x5002B000	CRYPTOCELL CTL interface

Register overview


Register	Offset	Description
CRYPTO_CTL	0x900	Defines the cryptographic flow.
CRYPTO_BUSY	0x910	Status register for cryptographic cores engine activity.
HASH_BUSY	0x91C	Status register for HASH engine activity.
CONTEXT_ID	0x930	A general-purpose read/write register.

6.6.13.1.1.1 CRYPTO_CTL

Address offset: 0x900

Defines the cryptographic flow.






6.6.13.1.1.2 CRYPTO_BUSY

Address offset: 0x910

Status register for cryptographic cores engine activity.


This register will be asserted whenever register AES_BUSY on page 231 or register HASH_BUSY on page 287 is asserted or when register DIN_FIFO_EMPTY on page 291 indicate that the DIN FIFO is not empty.



6.6.13.1.1.3 HASH_BUSY

Address offset: 0x91C

Status register for HASH engine activity.




6.6.13.1.1.4 CONTEXT_ID

Address offset: 0x930

A general-purpose read/write register.





6.6.13.2 DIN DMA engine

The Data IN (DIN) DMA engine transfers data into the CRYPTOCELL subsystem and its various cryptographic engines.

The DIN DMA engine provides a comprehensive interface for to facilitate the transfer of data from the CPU or memory to the cryptographic engines. It includes a variety of registers that control direct data buffering, DMA operations, and data flow management.

Maximum DMA transaction size is limited to 2^{16} -1 bytes. If a DMA transaction is configured with a payload size above the maximum DMA transaction size limit, the DMA engine must be reset before being functional again using register DIN_SW_RESET on page 290.

The flow demonstrated in Cryptographic flow on page 225 shows how the DIN DMA engine is configured to provide data to the AES engine using registers SRC_MEM_ADDR on page 289 and SRC_MEM_SIZE on page 289 to define the input source address and number of input bytes, respectively.

6.6.13.2.1 Registers

Instances

Instance	Base address	Description
CC_DIN	0x5002B000	CRYPTOCELL DIN DMA engine

Register overview

Register	Offset	Description
DIN_BUFFER	0xC00	Used by CPU to write data directly to the DIN buffer, which is then sent to the cryptographic engines
		for processing.
DIN_DMA_MEM_BUSY	0xC20	Status register for DIN DMA engine activity when accessing memory.
SRC_MEM_ADDR	0xC28	Data source address in memory.
SRC_MEM_SIZE	0xC2C	The number of bytes to be read from memory. Writing to this register triggers the DMA operation.
SRC_SRAM_ADDR	0xC30	Data source address in RNG SRAM.
SRC_SRAM_SIZE	0xC34	The number of bytes to be read from RNG SRAM. Writing to this register triggers the DMA
		operation.
DIN_DMA_SRAM_BUSY	0xC38	Status register for DIN DMA engine activity when accessing RNG SRAM.
DIN_DMA_SRAM_ENDIANNESS	0xC3C	Configure the endianness of DIN DMA transactions towards RNG SRAM.
DIN_SW_RESET	0xC44	Reset the DIN DMA engine.
DIN_CPU_DATA	0xC48	Specifies the number of bytes the CPU will write to the DIN_BUFFER, ensuring the cryptographic
		engine processes the correct amount of data.
DIN_WRITE_ALIGN	0xC4C	Indicates that the next CPU write to the DIN_BUFFER is the last in the sequence. This is needed only
		when the data size is NOT modulo 4 (e.g. HASH padding).
DIN_FIFO_EMPTY	0xC50	Register indicating if DIN FIFO is empty and if more data can be accepted.
DIN_FIFO_RESET	0xC58	Reset the DIN FIFO, effectively clearing the FIFO for new data.


6.6.13.2.1.1 DIN_BUFFER

Address offset: 0xC00



Used by CPU to write data directly to the DIN buffer, which is then sent to the cryptographic engines for processing.

The number of bytes to write is defined in DIN_CPU_DATA on page 291.



This register is mapped into 8 addresses in order to enable a CPU burst.

6.6.13.2.1.2 DIN_DMA_MEM_BUSY

Address offset: 0xC20


Status register for DIN DMA engine activity when accessing memory.

Bit n	umber			31 30 29 28	8 27 26 2	5 24 2	23 22	2 21 2	0 19	18 1	7 16	15 14	1 13 1	.2 11	. 10	9 8	7	6	5	4 3	3 2	1	0
ID																							Α
Rese	t 0x000	00000		0 0 0 0	0 0 0	0	0 0	0 (0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0	0 (0	0	0
ID																							
Α	R	STATUS				[OIN n	nemo	ry DN	ЛA er	ngine	statu	ıs.										
			Idle	0		[OIN n	nemo	ry DN	∕IA er	ngine	is idl	e										
			Busy	1		[OIN n	nemo	ry DN	ЛA er	ngine	is bu	sy										

6.6.13.2.1.3 SRC_MEM_ADDR

Address offset: 0xC28


Data source address in memory.



6.6.13.2.1.4 SRC_MEM_SIZE

Address offset: 0xC2C

The number of bytes to be read from memory. Writing to this register triggers the DMA operation.




6.6.13.2.1.5 SRC_SRAM_ADDR

Address offset: 0xC30

Data source address in RNG SRAM.

4413 417 v1.11 289






6.6.13.2.1.6 SRC_SRAM_SIZE

Address offset: 0xC34


The number of bytes to be read from RNG SRAM. Writing to this register triggers the DMA operation.



6.6.13.2.1.7 DIN_DMA_SRAM_BUSY

Address offset: 0xC38

Status register for DIN DMA engine activity when accessing RNG SRAM.



6.6.13.2.1.8 DIN_DMA_SRAM_ENDIANNESS

Address offset: 0xC3C

Configure the endianness of DIN DMA transactions towards RNG SRAM.

Bit nu	umber			31 30	29	28 2	7 26	5 25	24	23 2	22 2	21 2	0 19	9 18	17	16 1	.5 1	4 13	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID																													Α
Rese	t 0x000	00000		0 0	0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0	0	0 0
ID																													
Α	RW	ENDIAN								End	lianı	ness	of	DIN	DM.	A tra	nsa	ctic	ns t	owa	rds	RNO	S SR	AM.	Th	e de	efau	ılt va	alue
										is lit	ttle-	-end	lian.																
			LittleEndian	0						Use	litt	le-e	ndia	n fo	rma	at fo	r RN	G S	RAN	1 DI	ЛAt	rans	act	ons					
			BigEndian	1						Use	big	g-en	dian	for	mat	for	RNG	SR	AM	DM.	A tra	ansa	ctio	ns					

6.6.13.2.1.9 DIN_SW_RESET

Address offset: 0xC44

Reset the DIN DMA engine.




Bit numbe	er		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A
Reset 0x0	0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/				Description
A W	RESET			Writing any value to this address resets the DIN DMA engine. The reset
				takes 4 CPU clock cycles to complete.
		Enable	1	Reset DIN DMA engine.

6.6.13.2.1.10 DIN_CPU_DATA

Address offset: 0xC48


Specifies the number of bytes the CPU will write to the DIN_BUFFER, ensuring the cryptographic engine processes the correct amount of data.



6.6.13.2.1.11 DIN_WRITE_ALIGN

Address offset: 0xC4C


Indicates that the next CPU write to the DIN_BUFFER is the last in the sequence. This is needed only when the data size is NOT modulo 4 (e.g. HASH padding).



6.6.13.2.1.12 DIN_FIFO_EMPTY

Address offset: 0xC50

Register indicating if DIN FIFO is empty and if more data can be accepted.




6.6.13.2.1.13 DIN_FIFO_RESET

Address offset: 0xC58

Reset the DIN FIFO, effectively clearing the FIFO for new data.





6.6.13.3 DOUT DMA engine

The Data OUT (DOUT) DMA engine transfers data from the CRYPTOCELL subsystem and its various cryptographic engines.

The DOUT DMA engine provides a comprehensive interface for to facilitate the transfer of data to the CPU or memory from the cryptographic engines. It includes a variety of registers that control direct data buffering, DMA operations, and data flow management.

Maximum DMA transaction size is limited to 2^{16} -1 bytes. If a DMA transaction is configured with a payload size above the maximum DMA transaction size limit, the DMA engine must be reset before being functional again using register DOUT_SW_RESET on page 295.

The flow demonstrated in Cryptographic flow on page 225 shows how the DOUT DMA engine is configured to output data from the AES engine using registers DST_MEM_ADDR on page 293 and DST_MEM_SIZE on page 293 to define the output source address and number of output bytes, respectively.

6.6.13.3.1 Registers

Instances

Instance	Base address	Description
CC_DOUT	0x5002B000	CRYPTOCELL DOUT DMA engine

Register overview

Register	Offset	Description
DOUT_BUFFER	0xC00	Cryptographic results directly accessible by the CPU.
DOUT_DMA_MEM_BUSY	0xD20	Status register for DOUT DMA engine activity when accessing memory.
DST_MEM_ADDR	0xD28	Data destination address in memory.
DST_MEM_SIZE	0xD2C	The number of bytes to be written to memory.
DST_SRAM_ADDR	0xD30	Data destination address in RNG SRAM.
DST_SRAM_SIZE	0xD34	The number of bytes to be written to RNG SRAM.
DOUT_DMA_SRAM_BUSY	0xD38	Status register for DOUT DMA engine activity when accessing RNG SRAM.
DOUT_DMA_SRAM_ENDIANNESS	0xD3C	Configure the endianness of DOUT DMA transactions towards RNG SRAM.
DOUT_READ_ALIGN	0xD44	Indication that the next CPU read from the DOUT_BUFFER is the last in the sequence. This is needed $$
		only when the data size is NOT modulo 4 (e.g. HASH padding).
DOUT_FIFO_EMPTY	0xD50	Register indicating if DOUT FIFO is empty or if more data will come.
DOUT_SW_RESET	0xD58	Reset the DOUT DMA engine.

6.6.13.3.1.1 DOUT_BUFFER

Address offset: 0xC00

4413 417 v1.11

Cryptographic results directly accessible by the CPU.

292 NORDIC*

Bit nu	ımber		31 30	0 29	28	27	26	25	24	23	22	21 2	20	19 1	L8 1	17 1	16 1	15 :	14	13 1	.2 1	1 1	0 9	8	7	6	5	4	3	2	1 0
ID			Α Δ	ι A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A.	Α	Α	Α	Α	Α	Α /	\ <i>A</i>	\ A	. A	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 0
ID																															
Α	R	DATA								Thi	s ac	ldre	ess	can	be	use	ed b	y t	he	CPL	to	rea	d da	ita (dire	ctly	fro	m tl	he D	οι	JT
										but	ffer.																				

6.6.13.3.1.2 DOUT_DMA_MEM_BUSY

Address offset: 0xD20


Status register for DOUT DMA engine activity when accessing memory.

Bit no	umber			31 30 2	29 28	3 27 2	26 25	24	23 2	2 21	L 20	19 1	18 17	7 16	15 1	4 1	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID																											Α
Rese	t 0x000	00000		0 0	0 0	0	0 0	0	0 (0 0	0	0	0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0	0 0
ID									Desc																		
Α	R	STATUS							DOL	JT m	emo	ry D	MA	engi	ne s	tatu	s.										
			Idle	0					DOL	JT m	emo	ry D	MA	engi	ne is	idle	9										
			Busy	1					DOL	JT m	emo	ry D	MA	engi	ne is	bu	sy										

6.6.13.3.1.3 DST_MEM_ADDR

Address offset: 0xD28

Data destination address in memory.



6.6.13.3.1.4 DST_MEM_SIZE

Address offset: 0xD2C

The number of bytes to be written to memory.

Bit nu	ımber			31	30	29 2	28	27 2	26 2	5 2	4 23	3 22	21	20	19	18 1	7 16	5 15	14	13	12 1	111	0 9	8	7	6	5	4	3	2 1	L 0
ID				С	В	Α	Α	Α.	A A	Δ Δ	A	Α	Α	Α	Α	A A	\ A	Α	Α	Α	Α	Α ,	Δ Δ	ι A	Α	Α	Α	Α	Α.	Δ /	A A
Reset	0x000	00000		0	0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0
ID																															
Α	W	SIZE									To	tal	num	nbei	of	byte	s to	wri	te to	o m	emo	ory.									
В	W	FIRST									Th	nis f	eld	is re	eser	ved															
С	W	LAST									Th	nis f	eld	is re	eser	ved															

6.6.13.3.1.5 DST_SRAM_ADDR

Address offset: 0xD30

Data destination address in RNG SRAM.






6.6.13.3.1.6 DST_SRAM_SIZE

Address offset: 0xD34


The number of bytes to be written to RNG SRAM.



6.6.13.3.1.7 DOUT_DMA_SRAM_BUSY

Address offset: 0xD38


Status register for DOUT DMA engine activity when accessing RNG SRAM.



6.6.13.3.1.8 DOUT_DMA_SRAM_ENDIANNESS

Address offset: 0xD3C

Configure the endianness of DOUT DMA transactions towards RNG SRAM.



6.6.13.3.1.9 DOUT_READ_ALIGN

Address offset: 0xD44

Indication that the next CPU read from the DOUT_BUFFER is the last in the sequence. This is needed only when the data size is NOT modulo 4 (e.g. HASH padding).



Bit no	umber			31 30	29 2	28 27	26 2	5 24	1 23	22	21 2	20 1	.9 18	3 17	16 1	.5 14	13	12 1	11 10	9	8	7	6	5	4 3	2	1	0
ID																												Α
Rese	t 0x000	00000		0 0	0 (0 0	0 0	0	0	0	0	0 (0 0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																												
Α	W	LAST							Ne	xt C	PU ı	reac	d fro	m th	e D0	DUT_	BUI	FFER	is th	ne la	st w	ord	l, an	d tl	ne re	mai	ning	
									rea	d al	ligne	ed c	onte	ent c	an b	e flu	she	d.										
			Flush	1					Flu	sh t	he r	rem	ainir	ng re	ad a	ligne	ed co	ontei	nt.									

6.6.13.3.1.10 DOUT_FIFO_EMPTY

Address offset: 0xD50


Register indicating if DOUT FIFO is empty or if more data will come.

Bit nu	ımber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	t 0x000	00001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	STATUS			DOUT FIFO status
			NotEmpty	0	DOUT FIFO is not empty, and more data will come
			Empty	1	DOUT FIFO is empty

6.6.13.3.1.11 DOUT_SW_RESET

Address offset: 0xD58

Reset the DOUT DMA engine.



6.6.13.4 HOST register interface

The HOST_RGF interface contains registers for CRYPTOCELL interrupt handling, configuring CRYPTOCELL lifecycle state and CRYPTOCELL key management where different cryptographic key inputs can be connected to the AES engine.

Use of the CRYPTOCELL K_{PRTL} key or the device root key K_{DR} is selected using this interface. Availability and configuration of these two key types are typically controlled from an immutable bootloader. Once CRYPTOCELL has been correctly configured it will be possible for an application to either use session keys directly or perform cryptographic operations with the device root key key K_{DR} without having access to the key value.

6.6.13.4.1 Registers

Instances

Instance	Base address	Description
CC_HOST_RGF	0x5002B000	CRYPTOCELL HOST register interface



Register overview

Register	Offset	Description
IRR	0xA00	Interrupt request register. Each bit of this register holds the interrupt status of a single interrupt
		source. If corresponding IMR bit is unmasked, an interrupt is generated.
IMR	0xA04	Interrupt mask register. Each bit of this register holds the mask of a single interrupt source.
ICR	0xA08	Interrupt clear register. Writing a 1 bit into a field in this register will clear the corresponding bit in IRR.
ENDIANNESS	0xA0C	This register defines the endianness of the Host-accessible registers, and can only be written once.
HOST_SIGNATURE	0xA24	This register holds the CRYPTOCELL subsystem signature. See reset value.
HOST_BOOT	0xA28	$Hardware\ configuration\ of\ the\ CRYPTOCELL\ subsystem.\ Reset\ value\ holds\ the\ supported\ features.$
HOST_CRYPTOKEY_SEL	0xA38	AES hardware key select.
HOST_IOT_KPRTL_LOCK	0xA4C	This write-once register is the K_PRTL lock register. When this register is set, K_PRTL cannot be
		used and a zeroed key will be used instead. The value of this register is saved in the CRYPTOCELL AO
		power domain.
HOST_IOT_KDR0	0xA50	This register holds bits 31:0 of K_DR. The value of this register is saved in the CRYPTOCELL AO power
		domain. Reading from this address returns the K_DR valid status indicating if K_DR is successfully
		retained.
HOST_IOT_KDR1	0xA54	This register holds bits 63:32 of K_DR. The value of this register is saved in the CRYPTOCELL AO
		power domain.
HOST_IOT_KDR2	0xA58	This register holds bits 95:64 of K_DR. The value of this register is saved in the CRYPTOCELL AO
		power domain.
HOST_IOT_KDR3	0xA5C	This register holds bits 127:96 of K_DR. The value of this register is saved in the CRYPTOCELL AO
		power domain.
HOST_IOT_LCS	0xA60	Controls life-cycle state (LCS) for CRYPTOCELL subsystem

6.6.13.4.1.1 IRR

Address offset: 0xA00

Interrupt request register. Each bit of this register holds the interrupt status of a single interrupt source. If corresponding IMR bit is unmasked, an interrupt is generated.

Bit nu	mber			31 3	0 29	28 27	26 25	24 2	3 22	21 20	0 19	18 17	16	15	14 13	3 12 :	11 1	0 9	8	7	6	5	4 3	2	1	0
ID																	(6 F	Ε	D	С	В	A			
Reset	0x000	00000		0	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0 0	0	0 (0	0	0	0	0	0 0	0	0	0
ID																										
Α	R	SRAM_TO_DIN_INT						1	he Ri	NG SR	RAM	to DII	N DIV	1A c	lone	inter	rupt	stat	us.	This	s int	erru	ıpt is	ass	erte	ed
								٧	vhen	all da	ta w	as de	ivere	ed f	rom	RNG	SRAI	M to	DIN	l bu	ıffeı					
В	R	DOUT_TO_SRAM_IN	NT					1	he D	OUT t	to RN	IG SR	AM E	OMA	A dor	ne int	erru	pt s	tatu	s. T	his i	nte	rrup	is		
								a	ssert	ed wh	hen a	all dat	a wa	s de	elive	ed fr	om	DOU	IT b	uffe	r to	RN	G SR	AM		
С	R	MEM_TO_DIN_INT						7	he m	emor	y to	DIN E	MA	dor	ne int	errup	ot st	atus	. Thi	s in	iteri	upt	is as	ser	ted	
								٧	vhen	all da	ita w	as de	ivere	ed f	rom	mem	ory 1	to D	IN b	uffe	er.					
D	R	DOUT_TO_MEM_IN	Т					1	he D	OUT t	to m	emory	/ DM	A d	one	interi	upt	stat	us. T	his	int	erru	pt is	ass	erte	d
								٧	vhen	all da	ta w	as de	ivere	ed f	rom	DOU	bu'	ffer	to m	em	ory	•				
E	R	AHB_ERR_INT						7	he Al	HB er	ror ii	nterru	pt st	atu	s.											
F	R	PKA_INT						1	he Pl	KA en	d of	opera	tion	inte	errup	t sta	us.									
G	R	RNG_INT						1	he Ri	NG in	terru	ıpt sta	itus.													

6.6.13.4.1.2 IMR

Address offset: 0xA04

Interrupt mask register. Each bit of this register holds the mask of a single interrupt source.



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					G F E D C B A
Reset	t 0x01F	FFFFF		0 0 0 0 0 0 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID	R/W	Field	Value ID	Value	Description
Α	RW	SRAM_TO_DIN_MA	SK		The RNG SRAM to DIN DMA done interrupt mask.
			IRQEnable	0	Do not mask RNG SRAM to DIN DMA done interrupt i.e. interrupt is generated
			IRQDisable	1	Mask RNG SRAM to DIN DMA done interrupt i.e. no interrupt is generated
В	RW	DOUT_TO_SRAM_N	1ASK		The DOUT to RNG SRAM DMA done interrupt mask.
			IRQEnable	0	Do not mask DOUT to RNG SRAM DMA done interrupt i.e. interrupt is generated
			IRQDisable	1	eq:mask-double
С	RW	MEM_TO_DIN_MAS	БК		The memory to DIN DMA done interrupt mask.
			IRQEnable	0	Do not mask memory to DIN DMA done interrupt i.e. interrupt is generated
			IRQDisable	1	Mask memory to DIN DMA done interrupt i.e. no interrupt is generated
D	RW	DOUT_TO_MEM_M	ASK		The DOUT to memory DMA done interrupt mask.
			IRQEnable	0	Do not mask DOUT to memory DMA done interrupt i.e. interrupt is generated
			IRQDisable	1	Mask DOUT to memory DMA done interrupt i.e. no interrupt is generated
E	RW	AHB_ERR_MASK			The AHB error interrupt mask.
			IRQEnable	0	Do not mask AHB error interrupt i.e. interrupt is generated
			IRQDisable	1	Mask AHB error interrupt i.e. no interrupt is generated
F	RW	PKA_MASK			The PKA end of operation interrupt mask.
			IRQEnable	0	Do not mask PKA end of operation interrupt i.e. interrupt is generated
			IRQDisable	1	Mask PKA end of operation interrupt i.e. no interrupt is generated
G	RW	RNG_MASK			The RNG interrupt mask.
			IRQEnable	0	Do not mask RNG interrupt i.e. interrupt is generated
			IRQDisable	1	Mask RNG interrupt i.e. no interrupt is generated

6.6.13.4.1.3 ICR

Address offset: 0xA08

Interrupt clear register. Writing a 1 bit into a field in this register will clear the corresponding bit in IRR.

Bit n	umber		31 30 2	9 2	8 27	26	25 2	24 2	3 2	22 2	21 2	20 2	19	18	17 :	16 :	15 :	14	13	12 :	11	10	9	8	7	6	5	4	3	2	1	0
ID																						G	F	Ε	D	С	В	Α				
Rese	t 0x000	00000	0 0 0	0	0 0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																
Α	W	SRAM_TO_DIN_CLEAR						Т	he	RN	IG S	RA	M t	:o D	IN	DM	A d	lon	e ir	iter	rup	ot cl	ear	r.								
В	W	DOUT_TO_SRAM_CLEAR						Т	he	DC	UT	to	RN	G S	RAI	M D	MA	A do	one	int	err	upt	cle	ear.								
С	W	MEM_TO_DIN_CLEAR						Т	he	me	emo	ry	to [DIN	D۱	1A (don	e ii	nte	rrup	ot c	lea	r.									
D	W	DOUT_TO_MEM_CLEAR						Т	he	DC	UT	to	me	mo	ry I	OM.	A d	one	e in	terr	up	t cle	ear									
E	W	AHB_ERR_CLEAR						Т	he	АН	Ве	rro	r in	ter	rup	t cl	ear.															
F	W	PKA_CLEAR						Т	he	PK	A er	nd	of c	pe	rati	on	inte	erru	ıpt	clea	ar.											
G	W	RNG_CLEAR						Т	he	RN	IG ir	nte	rru	pt c	lea	r. R	egis	ter	R۱	IG_	ISR	in '	the	RN	IG (eng	ine	mι	ıst l	рe		
								С	lea	red	be	for	e th	nis i	nte	rru	pt d	an	be	cle	are	d.										

6.6.13.4.1.4 ENDIANNESS

Address offset: 0xA0C

This register defines the endianness of the Host-accessible registers, and can only be written once.

4413_417 v1.11 297




Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DOUT_WR_BG			DOUT write endianness.
			LittleEndian	0	Configure DOUT write as little-endian
			BigEndian	1	Configure DOUT write as big-endian
В	RW	DIN_RD_BG			DIN read endianness.
			LittleEndian	0	Configure DIN read as little-endian
			BigEndian	1	Configure DIN read as big-endian
С	RW	DOUT_WR_WBG			DOUT write word endianness.
			LittleEndian	0	Configure DOUT write word as little-endian
			BigEndian	1	Configure DOUT write word as big-endian
D	RW	DIN_RD_WBG			DIN read word endianness.
			LittleEndian	0	Configure DIN read word as little-endian
			BigEndian	1	Configure DIN read word as big-endian

6.6.13.4.1.5 HOST_SIGNATURE

Address offset: 0xA24

This register holds the CRYPTOCELL subsystem signature. See reset value.



6.6.13.4.1.6 HOST_BOOT

Address offset: 0xA28

Hardware configuration of the CRYPTOCELL subsystem. Reset value holds the supported features.

Bit nu	umber			3	1 30	29	28 27	7 26	25 2	24 2	3 22	2 21	20 1	9 18	17	16 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID					b	а	Z Y	X	W '	Vι	J T	S	R C	Q P	0	N N	1 L	. K	J	1	Н	G	F	F	F	Ε	ı) C	В	Α
Rese	t 0x462	2982C		0	1	0	0 0	1	1	0 (0 0	1	0 (0	1	0 1	۱ (0	1	1	0	0	0	0	0	1	0	1 1	. 0	0
ID																														
Α	R	POWER_GATING_EX	(ISTS_LOCAL							If	f this	flag	is se	t, fu	II po	wer	gat	ing i	is in	nple	eme	nte	d							
В	R	LARGE_RKEK_LOCAL	_							If	f this	flag	is se	t, la	rge F	RKEK	iss	supp	ort	ed										
С	R	HASH_IN_FUSES_LO	CAL							lf	fthis	flag	is se	t, H	ASH	in fu	ses	is sı	ирр	ort	ed									
D	R	EXT_MEM_SECURED	D_LOCAL							If	f this	flag	is se	t, ex	terr	nal se	cui	re m	em	ory	is s	upp	ort	ed						
E	R	RKEK_ECC_EXISTS_L	.OCAL_N							If	f this	flag	is se	t, RI	KEK I	ECC i	s sı	ıppc	rte	d										
F	R	SRAM_SIZE_LOCAL								S	RAN	1 size	9																	
G	R	DSCRPTR_EXISTS_LC	CAL							If	fthis	flag	is se	t, D	escri	iptor	s ar	e su	ppc	orte	d									
Н	R	PAU_EXISTS_LOCAL								If	fthis	flag	is se	et, PA	AU is	sup	por	ted												
1	R	RNG_EXISTS_LOCAL								If	fthis	flag	is se	t, th	e RN	NG e	ngir	ne is	pre	eser	nt									
J	R	PKA_EXISTS_LOCAL								If	fthis	flag	is se	t, th	e Pk	(A er	ngin	e is	pre	sen	t									
K	R	RC4_EXISTS_LOCAL								If	fthis	flag	is se	t, th	e RC	C4 er	gin	e is	pre	sen	t									
L	R	SHA_512_PRSNT_LC	CAL							If	f this	flag	is se	t, th	e HA	ASH	eng	ine s	sup	por	ts S	HA!	512							
М	R	SHA_256_PRSNT_LC	CAL							If	fthis	flag	is se	t, th	e H	ASH	eng	ine s	sup	por	ts S	HA:	256							
N	R	MD5_PRSNT_LOCAL								If	f this	flag	is se	t, th	e HA	ASH	eng	ine s	sup	por	ts N	1D5	5							
0	R	HASH_EXISTS_LOCA	L							If	fthis	flag	is se	t, th	e H	ASH	eng	ine i	is pı	rese	ent									




Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID			baZYXWVUTSRQPONMLKJIHGFFFE DCB/
Rese	t 0x462	2982C	0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 0 1 1 0 0
ID			
Р	R	C2_EXISTS_LOCAL	If this flag is set, the C2 engine is present
Q	R	DES_EXISTS_LOCAL	If this flag is set, the DES engine is present
R	R	AES_XCBC_MAC_EXISTS_LOCAL	If this flag is set, AES XCBC-MAC mode is supported
S	R	AES_CMAC_EXISTS_LOCAL	If this flag is set, AES CMAC mode is supported
Т	R	AES_CCM_EXISTS_LOCAL	If this flag is set, AES CCM mode is supported
U	R	AES_XEX_HW_T_CALC_LOCAL	If this flag is set, AES XEX mode T-value calculation in HW is supported
٧	R	AES_XEX_EXISTS_LOCAL	If this flag is set, AES XEX mode is supported
W	R	CTR_EXISTS_LOCAL	If this flag is set, AES CTR mode is supported
Χ	R	AES_DIN_BYTE_RESOLUTION_LOCAL	If this flag is set, the AES engine data input support byte size resolution
Υ	R	TUNNELING_ENB_LOCAL	If this flag is set, the AES engine supports tunneling operations
Z	R	SUPPORT_256_192_KEY_LOCAL	If this flag is set, the AES engine supports 192/256 bits key sizes
а	R	ONLY_ENCRYPT_LOCAL	If this flag is set, the AES engine only support encryption
b	R	AES_EXISTS_LOCAL	If this flag is set, the AES engine is present

6.6.13.4.1.7 HOST_CRYPTOKEY_SEL

Address offset: 0xA38

AES hardware key select.


If the HOST_IOT_KPRTL_LOCK register is set, and the HOST_CRYPTOKEY_SEL register set to 1, then the HW key that is connected to the AES engine is zero



6.6.13.4.1.8 HOST_IOT_KPRTL_LOCK

Address offset: 0xA4C

This write-once register is the K_PRTL lock register. When this register is set, K_PRTL cannot be used and a zeroed key will be used instead. The value of this register is saved in the CRYPTOCELL AO power domain.








6.6.13.4.1.9 HOST_IOT_KDR0

Address offset: 0xA50


This register holds bits 31:0 of K_DR. The value of this register is saved in the CRYPTOCELL AO power domain. Reading from this address returns the K_DR valid status indicating if K_DR is successfully retained.



6.6.13.4.1.10 HOST_IOT_KDR1

Address offset: 0xA54


This register holds bits 63:32 of K_DR. The value of this register is saved in the CRYPTOCELL AO power domain.



6.6.13.4.1.11 HOST_IOT_KDR2

Address offset: 0xA58

This register holds bits 95:64 of K_DR. The value of this register is saved in the CRYPTOCELL AO power domain.



6.6.13.4.1.12 HOST_IOT_KDR3

Address offset: 0xA5C

This register holds bits 127:96 of K_DR. The value of this register is saved in the CRYPTOCELL AO power domain.





Bit nu	mber		31	30	29	28	27	26	25	24	23	22	21	20	19 1	18 1	L7 1	6 1	5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	Α /	A A	A A	\ <i>A</i>	\	Α Α	Α	Α	Α	Α	Α	Α	Α	Α .	Α	A A
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () () () (0	0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	W1	HOST_IOT_KDR3									K_I	DR	oits	127	7:96	5																

6.6.13.4.1.13 HOST_IOT_LCS

Address offset: 0xA60

Controls life-cycle state (LCS) for CRYPTOCELL subsystem

Bit nu	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A A
Reset	t 0x00000002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW1 LCS			Life-cycle state value. This field is write-once per reset.
		DebugEnable	0	CC310 operates in debug mode
		Secure	2	CC310 operates in secure mode
В	R LCS_IS_VALID			Read-only field. Indicates if CRYPTOCELL LCS has been successfully
				configured since last reset.
		Invalid	0	Valid LCS not yet retained in the CRYPTOCELL AO power domain
		Valid	1	Valid LCS successfully retained in the CRYPTOCELL AO power domain

6.6.13.5 RNG SRAM interface

The RNG_SRAM interface enable reading and writing data to RNG SRAM.

6.6.13.5.1 Registers

Instances

Instance	Base address	Description
CC_RNG_SRAM	0x5002B000	CRYPTOCELL RNG SRAM interface

Register overview

Register	Offset	Description
SRAM_DATA	0xF00	Read/Write data from RNG SRAM
SRAM_ADDR	0xF04	First address given to RNG SRAM DMA for read/write transactions from/to RNG SRAM.
SRAM_DATA_READY	0xF08	RNG SRAM DMA engine is ready to read/write from/to RNG SRAM.

6.6.13.5.1.1 SRAM_DATA

Address offset: 0xF00

Read/Write data from RNG SRAM

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17	16 15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
ID	A A A A A A	A A A A A A A	A A A A A	A A A A	A A A A	. A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
ID R/W Field Value ID						


RW SRAM_DATA 32 bits DMA read/write from/to RNG SRAM. A 'read' or 'write' operation to this register will trigger the DMA address to be automatically incremented.



6.6.13.5.1.2 SRAM_ADDR

Address offset: 0xF04


First address given to RNG SRAM DMA for read/write transactions from/to RNG SRAM.



6.6.13.5.1.3 SRAM_DATA_READY

Address offset: 0xF08

RNG SRAM DMA engine is ready to read/write from/to RNG SRAM.



6.6.13.6 MISC interface

The MISC interface controls clocks for the individual engines within the CRYPTOCELL subsystem.

Each cryptographic engine has an individual register for performing clock gating. Engine clock status is displayed in register CLK_STATUS on page 304.

Note: Clock control for the RNG engine on page 272 is handled by register RNG_CLK on page 284 and not through the MISC interface.

6.6.13.6.1 Registers

Instances

Instance	Base address	Description
CC_MISC	0x5002B000	CRYPTOCELL MISC interface

Register overview

Register	Offset	Description
AES_CLK	0x810	Clock control for the AES engine.
HASH_CLK	0x818	Clock control for the HASH engine.
PKA_CLK	0x81C	Clock control for the PKA engine.
DMA_CLK	0x820	Clock control for the DMA engines.
CLK_STATUS	0x824	CRYPTOCELL clocks status register.
CHACHA_CLK	0x858	Clock control for the CHACHA engine.






6.6.13.6.1.1 AES_CLK

Address offset: 0x810


Clock control for the AES engine.



6.6.13.6.1.2 HASH_CLK

Address offset: 0x818


Clock control for the HASH engine.



6.6.13.6.1.3 PKA_CLK

Address offset: 0x81C


Clock control for the PKA engine.




6.6.13.6.1.4 DMA_CLK

Address offset: 0x820

Clock control for the DMA engines.








6.6.13.6.1.5 CLK_STATUS

Address offset: 0x824


CRYPTOCELL clocks status register.



6.6.13.6.1.6 CHACHA_CLK

Address offset: 0x858

Clock control for the CHACHA engine.



6.7 ECB — AES electronic codebook mode encryption

The AES electronic codebook mode encryption (ECB) can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. The ECB encryption block supports 128 bit AES encryption (encryption only, not decryption).

AES ECB operates with EasyDMA access to system Data RAM for in-place operations on cleartext and ciphertext during encryption. ECB uses the same AES core as the CCM and AAR blocks, and is an asynchronous operation which may not complete if the AES core is busy.

AES ECB features:

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support

NORDIC*

DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

6.7.1 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority, and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

6.7.2 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the Data RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

The EasyDMA will have finished accessing the Data RAM when the ENDECB or ERRORECB is generated.

6.7.3 ECB data structure

Block encrypt input and output is stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

Table 18: ECB data structure overview

6.7.4 Registers

Instances

Instance	Base address	Description
ECB	0x4000E000	AES electronic code book (ECB) mode block encryption

Register overview

Register	Offset	Description
TASKS_STARTECB	0x000	Start ECB block encrypt
TASKS_STOPECB	0x004	Abort a possible executing ECB operation
EVENTS_ENDECB	0x100	ECB block encrypt complete
EVENTS_ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ECBDATAPTR	0x504	ECB block encrypt memory pointers






6.7.4.1 TASKS_STARTECB

Address offset: 0x000 Start ECB block encrypt

If a crypto operation is already running in the AES core, the STARTECB task will not start a new encryption and an ERRORECB event will be triggered.




6.7.4.2 TASKS_STOPECB

Address offset: 0x004

Abort a possible executing ECB operation


If a running ECB operation is aborted by STOPECB, the ERRORECB event is triggered.



6.7.4.3 EVENTS ENDECB

Address offset: 0x100

ECB block encrypt complete




6.7.4.4 EVENTS ERRORECB

Address offset: 0x104

4413 417 v1.11

ECB block encrypt aborted because of a STOPECB task or due to an error





6.7.4.5 INTENSET

Address offset: 0x304 Enable interrupt

Bit nu	mber			31	30	29	28	27	26	5 2!	5 24	1 2	3 2	22 2	21	20	19	18	3 1	7 1	6 1	5 :	L4 :	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																				В	Α
Reset	0x000	00000		0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	() (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																					
Α	RW	ENDECB										٧	Vrit	te '	1' t	ю е	ena	ble	in	ter	rup	t f	or e	eve	nt	ENI	DEC	В									
			Set	1								Ε	nal	ble																							
			Disabled	0								R	lea	d: [Disa	abl	ed																				
			Enabled	1								R	lea	d: E	Ena	ble	ed																				
В	RW	ERRORECB										٧	Vrit	te '	1' t	ю е	ena	ble	in	ter	rup	t f	or e	eve	nt	ERF	ROR	ECI	3								
			Set	1								Ε	nal	ble																							
			Disabled	0								R	lea	d: [Disa	abl	ed																				
			Enabled	1								R	lea	d: E	Ena	ble	ed																				

6.7.4.6 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В А
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENDECB			Write '1' to disable interrupt for event ENDECB
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ERRORECB			Write '1' to disable interrupt for event ERRORECB
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.7.4.7 ECBDATAPTR

Address offset: 0x504

ECB block encrypt memory pointers



Bit number		31 30 29 28 27 26 25	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A	
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field	Value ID	Value	Description

A RW ECBDATAPTR

Pointer to the ECB data structure (see Table 1 ECB data structure overview)

6.7.5 Electrical specification

6.7.5.1 ECB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{ECB}	Run time per 16 byte block in all modes			7.2	μs

6.8 EGU — Event generator unit

Event generator unit (EGU) provides support for interlayer signaling. This means providing support for atomic triggering of both CPU execution and hardware tasks, from both firmware (by CPU) and hardware (by PPI). This feature can be used for triggering CPU execution at a lower priority execution from a higher priority execution, or to handle a peripheral's interrupt service routine (ISR) execution at a lower priority for some of its events. However, triggering any priority from any priority is possible.

Listed here are the main EGU features:

- · Software-enabled interrupt triggering
- · Separate interrupt vectors for every EGU instance
- Up to 16 separate event flags per interrupt for multiplexing

EGU implements a set of tasks which can individually be triggered to generate the corresponding event. For example, the corresponding event for TASKS_TRIGGER[n] is EVENTS_TRIGGERED[n].

6.8.1 Registers

Instances

Instance	Base address	Description
EGU0	0x40014000	Event generator unit 0
EGU1	0x40015000	Event generator unit 1
EGU2	0x40016000	Event generator unit 2
EGU3	0x40017000	Event generator unit 3
EGU4	0x40018000	Event generator unit 4
EGU5	0x40019000	Event generator unit 5

Register overview

Register	Offset	Description
TASKS_TRIGGER[0]	0x000	Trigger 0 for triggering the corresponding TRIGGERED[0] event
TASKS_TRIGGER[1]	0x004	Trigger 1 for triggering the corresponding TRIGGERED[1] event
TASKS_TRIGGER[2]	0x008	Trigger 2 for triggering the corresponding TRIGGERED[2] event
TASKS_TRIGGER[3]	0x00C	Trigger 3 for triggering the corresponding TRIGGERED[3] event
TASKS_TRIGGER[4]	0x010	Trigger 4 for triggering the corresponding TRIGGERED[4] event
TASKS_TRIGGER[5]	0x014	Trigger 5 for triggering the corresponding TRIGGERED[5] event






Danistan	04	Description
Register	Offset	Description
TASKS_TRIGGER[6]	0x018	Trigger 6 for triggering the corresponding TRIGGERED[6] event
TASKS_TRIGGER[7]	0x01C	Trigger 7 for triggering the corresponding TRIGGERED[7] event
TASKS_TRIGGER[8]	0x020	Trigger 8 for triggering the corresponding TRIGGERED[8] event
TASKS_TRIGGER[9]	0x024	Trigger 9 for triggering the corresponding TRIGGERED[9] event
TASKS_TRIGGER[10]	0x028	Trigger 10 for triggering the corresponding TRIGGERED[10] event
TASKS_TRIGGER[11]	0x02C	Trigger 11 for triggering the corresponding TRIGGERED[11] event
TASKS_TRIGGER[12]	0x030	Trigger 12 for triggering the corresponding TRIGGERED[12] event
TASKS_TRIGGER[13]	0x034	Trigger 13 for triggering the corresponding TRIGGERED[13] event
TASKS_TRIGGER[14]	0x038	Trigger 14 for triggering the corresponding TRIGGERED[14] event
TASKS_TRIGGER[15]	0x03C	Trigger 15 for triggering the corresponding TRIGGERED[15] event
EVENTS_TRIGGERED[0]	0x100	Event number 0 generated by triggering the corresponding TRIGGER[0] task
EVENTS_TRIGGERED[1]	0x104	Event number 1 generated by triggering the corresponding TRIGGER[1] task
EVENTS_TRIGGERED[2]	0x108	Event number 2 generated by triggering the corresponding TRIGGER[2] task
EVENTS_TRIGGERED[3]	0x10C	Event number 3 generated by triggering the corresponding TRIGGER[3] task
EVENTS_TRIGGERED[4]	0x110	Event number 4 generated by triggering the corresponding TRIGGER[4] task
EVENTS_TRIGGERED[5]	0x114	Event number 5 generated by triggering the corresponding TRIGGER[5] task
EVENTS_TRIGGERED[6]	0x118	Event number 6 generated by triggering the corresponding TRIGGER[6] task
EVENTS_TRIGGERED[7]	0x11C	Event number 7 generated by triggering the corresponding TRIGGER[7] task
EVENTS_TRIGGERED[8]	0x120	Event number 8 generated by triggering the corresponding TRIGGER[8] task
EVENTS_TRIGGERED[9]	0x124	Event number 9 generated by triggering the corresponding TRIGGER[9] task
EVENTS_TRIGGERED[10]	0x128	Event number 10 generated by triggering the corresponding TRIGGER[10] task
EVENTS_TRIGGERED[11]	0x12C	Event number 11 generated by triggering the corresponding TRIGGER[11] task
EVENTS_TRIGGERED[12]	0x130	Event number 12 generated by triggering the corresponding TRIGGER[12] task
EVENTS_TRIGGERED[13]	0x134	Event number 13 generated by triggering the corresponding TRIGGER[13] task
EVENTS_TRIGGERED[14]	0x138	Event number 14 generated by triggering the corresponding TRIGGER[14] task
EVENTS_TRIGGERED[15]	0x13C	Event number 15 generated by triggering the corresponding TRIGGER[15] task
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt

6.8.1.1 TASKS_TRIGGER[0]

Address offset: 0x000

Trigger 0 for triggering the corresponding TRIGGERED[0] event




6.8.1.2 TASKS_TRIGGER[1]

Address offset: 0x004

Trigger 1 for triggering the corresponding TRIGGERED[1] event






6.8.1.3 TASKS_TRIGGER[2]

Address offset: 0x008


Trigger 2 for triggering the corresponding TRIGGERED[2] event



6.8.1.4 TASKS_TRIGGER[3]

Address offset: 0x00C


Trigger 3 for triggering the corresponding TRIGGERED[3] event



6.8.1.5 TASKS TRIGGER[4]

Address offset: 0x010

Trigger 4 for triggering the corresponding TRIGGERED[4] event




6.8.1.6 TASKS_TRIGGER[5]

Address offset: 0x014

Trigger 5 for triggering the corresponding TRIGGERED[5] event






6.8.1.7 TASKS_TRIGGER[6]

Address offset: 0x018


Trigger 6 for triggering the corresponding TRIGGERED[6] event



6.8.1.8 TASKS_TRIGGER[7]

Address offset: 0x01C


Trigger 7 for triggering the corresponding TRIGGERED[7] event



6.8.1.9 TASKS TRIGGER[8]

Address offset: 0x020

Trigger 8 for triggering the corresponding TRIGGERED[8] event




6.8.1.10 TASKS_TRIGGER[9]

Address offset: 0x024

Trigger 9 for triggering the corresponding TRIGGERED[9] event






6.8.1.11 TASKS_TRIGGER[10]

Address offset: 0x028


Trigger 10 for triggering the corresponding TRIGGERED[10] event



6.8.1.12 TASKS_TRIGGER[11]

Address offset: 0x02C


Trigger 11 for triggering the corresponding TRIGGERED[11] event



6.8.1.13 TASKS TRIGGER[12]

Address offset: 0x030

Trigger 12 for triggering the corresponding TRIGGERED[12] event




6.8.1.14 TASKS_TRIGGER[13]

Address offset: 0x034

Trigger 13 for triggering the corresponding TRIGGERED[13] event






6.8.1.15 TASKS_TRIGGER[14]

Address offset: 0x038


Trigger 14 for triggering the corresponding TRIGGERED[14] event



6.8.1.16 TASKS_TRIGGER[15]

Address offset: 0x03C


Trigger 15 for triggering the corresponding TRIGGERED[15] event



6.8.1.17 EVENTS TRIGGERED[0]

Address offset: 0x100

Event number 0 generated by triggering the corresponding TRIGGER[0] task




6.8.1.18 EVENTS_TRIGGERED[1]

Address offset: 0x104

Event number 1 generated by triggering the corresponding TRIGGER[1] task






6.8.1.19 EVENTS_TRIGGERED[2]

Address offset: 0x108


Event number 2 generated by triggering the corresponding TRIGGER[2] task



6.8.1.20 EVENTS_TRIGGERED[3]

Address offset: 0x10C


Event number 3 generated by triggering the corresponding TRIGGER[3] task



6.8.1.21 EVENTS TRIGGERED[4]

Address offset: 0x110

Event number 4 generated by triggering the corresponding TRIGGER[4] task




6.8.1.22 EVENTS_TRIGGERED[5]

Address offset: 0x114

Event number 5 generated by triggering the corresponding TRIGGER[5] task






6.8.1.23 EVENTS_TRIGGERED[6]

Address offset: 0x118


Event number 6 generated by triggering the corresponding TRIGGER[6] task



6.8.1.24 EVENTS_TRIGGERED[7]

Address offset: 0x11C


Event number 7 generated by triggering the corresponding TRIGGER[7] task



6.8.1.25 EVENTS TRIGGERED[8]

Address offset: 0x120

Event number 8 generated by triggering the corresponding TRIGGER[8] task




6.8.1.26 EVENTS_TRIGGERED[9]

Address offset: 0x124

Event number 9 generated by triggering the corresponding TRIGGER[9] task






6.8.1.27 EVENTS TRIGGERED[10]

Address offset: 0x128


Event number 10 generated by triggering the corresponding TRIGGER[10] task



6.8.1.28 EVENTS_TRIGGERED[11]

Address offset: 0x12C


Event number 11 generated by triggering the corresponding TRIGGER[11] task



6.8.1.29 EVENTS TRIGGERED[12]

Address offset: 0x130

Event number 12 generated by triggering the corresponding TRIGGER[12] task






6.8.1.30 EVENTS_TRIGGERED[13]

Address offset: 0x134


Event number 13 generated by triggering the corresponding TRIGGER[13] task



6.8.1.31 EVENTS_TRIGGERED[14]

Address offset: 0x138


Event number 14 generated by triggering the corresponding TRIGGER[14] task



6.8.1.32 EVENTS TRIGGERED[15]

Address offset: 0x13C

Event number 15 generated by triggering the corresponding TRIGGER[15] task



6.8.1.33 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJIHGFEDCBA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	TRIGGERED[0]			Enable or disable interrupt for event TRIGGERED[0]
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	TRIGGERED[1]			Enable or disable interrupt for event TRIGGERED[1]
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	TRIGGERED[2]			Enable or disable interrupt for event TRIGGERED[2]
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	TRIGGERED[3]			Enable or disable interrupt for event TRIGGERED[3]
			Disabled	0	Disable
			Enabled	1	Enable
Ε	RW	TRIGGERED[4]			Enable or disable interrupt for event TRIGGERED[4]
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	TRIGGERED[5]			Enable or disable interrupt for event TRIGGERED[5]
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	TRIGGERED[6]			Enable or disable interrupt for event TRIGGERED[6]
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	TRIGGERED[7]			Enable or disable interrupt for event TRIGGERED[7]
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	TRIGGERED[8]			Enable or disable interrupt for event TRIGGERED[8]
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	TRIGGERED[9]			Enable or disable interrupt for event TRIGGERED[9]
			Disabled	0	Disable
			Enabled	1	Enable
K	RW	TRIGGERED[10]			Enable or disable interrupt for event TRIGGERED[10]
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	TRIGGERED[11]			Enable or disable interrupt for event TRIGGERED[11]
			Disabled	0	Disable
			Enabled	1	Enable
М	RW	TRIGGERED[12]			Enable or disable interrupt for event TRIGGERED[12]
			Disabled	0	Disable
			Enabled	1	Enable
N	RW	TRIGGERED[13]			Enable or disable interrupt for event TRIGGERED[13]
			Disabled	0	Disable
			Enabled	1	Enable
0	RW	TRIGGERED[14]			Enable or disable interrupt for event TRIGGERED[14]
			Disabled	0	Disable
			Enabled	1	Enable
Р	RW	TRIGGERED[15]			Enable or disable interrupt for event TRIGGERED[15]
			Disabled	0	Disable
			Enabled	1	Enable



6.8.1.34 INTENSET

Address offset: 0x304

Enable interrupt

Bit nı	umber			31 :	30 29	28	3 27	26 2	5 2	24 23	22	2 21	20)] () 18	3 1	7 1	6 1	5 1	4	L3 ·	12	11	10	9	8	7	6	5	4	3	2	1	0
ID													_0																	E				
	t 0x000	0000		0	0 0	_	0	0 (0 0	0	0	^	0	_		٠,)) (0												0	
ID		Field	Value ID	Valu								riptic		Ü	Ü	_	, ,		, ,	,		•	Ü	Ü	Ü		•		Ü		•	•		
A	RW	TRIGGERED[0]	value ID	vaic	16									ona	hlo	ir	tor	rur	t fo	or e		nt T	ГОІ	cc	EDE	: רונ	1							
^	11.00	TRIOGENED[0]	Set	Write '1' to enable interrupt for event TRIGGERED[0] 1 Enable																														
			Disabled	0								: Dis	ahl	امط																				
			Enabled	1								: Ena																						
В	RW	TRIGGERED[1]	Lilabled	_								: Liia : '1' t			hle	ı ir	tor	rur	+ fc	or e	wo.	nt T	TDI	GG	EDE	:D[1	1							
Ь	NVV	TRIGGERED[1]	Set	1						En			.0 (enc	iDie	: 11	itei	ւսբ)t 10	יו נ	ve	IIL	I KI	dd	ENE	נוטני	-1							
			Disabled	0								: Dis	ahl	امط																				
			Enabled	1								: Ena																						
С	RW	TRIGGERED[2]	Lilabled	1								. Liic e '1' t			hle	ir	tor	rur	+ fc	or e	wo.	nt T	ГОІ	GG	EDE	:חו	1							
C	11.00	TRIOGENED[2]	Set	1						En			.0 (CIIC	אוטוכ	. III	itei	ւսբ	,, ,,	,, ,	ve	111	HIXI	uu	LIVE	.0[2	-1							
			Disabled	0								: Dis	ahl	امما																				
			Enabled	1								: Ena																						
D	RW	TRIGGERED[3]	Lilabica	•								'1' t			ahle	ir	ter	rur	nt fo	nr e	V/P	nt T	TRI	GG	FRE	:חו:	1							
			Set	1						En								۱.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					-			1							
			Disabled	0								: Dis	ahl	led																				
			Enabled	1								: Ena																						
E	RW	TRIGGERED[4]	Lindbied	-								'1' t			able	ir	ter	rur	t fo	or e	ve	nt T	ΓRI	GG	ERE	D[4	.1							
			Set	1						En								,								- [
			Disabled	0								: Dis	abl	led																				
			Enabled	1								: Ena																						
F	RW	TRIGGERED[5]										'1' t			able	e ir	ter	rup	t fo	or e	ve	nt 1	ΓRI	GG	ERE	D[5	1							
			Set	1						En																-								
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	able	ed																				
G	RW	TRIGGERED[6]								W	rite	'1' t	to e	ena	able	e ir	ter	rup	t fo	or e	ve	nt T	ΓRI	GG	ERE	D[6]							
			Set	1						En	ab	le																						
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	able	ed																				
Н	RW	TRIGGERED[7]								W	rite	'1' t	to e	ena	able	e ir	ter	rup	t fo	or e	ve	nt 1	TRI	GG	ERE	D[7]							
			Set	1						En	ab	le																						
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	able	ed																				
I	RW	TRIGGERED[8]								W	rite	'1' t	to e	ena	able	ir	ter	rup	t fo	or e	ve	nt T	ΓRI	GG	ERE	D[8]							
			Set	1						En	ab	le																						
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	ble	ed																				
J	RW	TRIGGERED[9]								W	rite	'1' t	to e	ena	able	e ir	ter	rup	t fo	or e	ve	nt 1	TRI	GG	ERE	D[9]							
			Set	1						En	ab	le																						
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	ble	ed																				
K	RW	TRIGGERED[10]								W	rite	'1' t	to e	ena	able	ir	ter	rup	t fo	or e	ve	nt T	ΓRI	GG	ERE	D[1	0]							
			Set	1						En	ab	le																						
			Disabled	0						Re	ad	: Dis	abl	led																				
			Enabled	1						Re	ad	: Ena	ble	ed																				



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					P O N M L K J I H G F E D C B A
Rese	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
L	RW	TRIGGERED[11]			Write '1' to enable interrupt for event TRIGGERED[11]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	TRIGGERED[12]			Write '1' to enable interrupt for event TRIGGERED[12]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	TRIGGERED[13]			Write '1' to enable interrupt for event TRIGGERED[13]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	TRIGGERED[14]			Write '1' to enable interrupt for event TRIGGERED[14]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	TRIGGERED[15]			Write '1' to enable interrupt for event TRIGGERED[15]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.8.1.35 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					P O N M L K J I H G F E D C B A
Reset	Reset 0x00000000			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	TRIGGERED[0]			Write '1' to disable interrupt for event TRIGGERED[0]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	TRIGGERED[1]			Write '1' to disable interrupt for event TRIGGERED[1]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	TRIGGERED[2]			Write '1' to disable interrupt for event TRIGGERED[2]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	TRIGGERED[3]			Write '1' to disable interrupt for event TRIGGERED[3]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	TRIGGERED[4]			Write '1' to disable interrupt for event TRIGGERED[4]
			Clear	1	Disable
			Disabled	0	Read: Disabled





Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJIHGFEDCBA
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	000000000000000000000000000000000000000
ID					Description
	,		Enabled	1	Read: Enabled
F	RW	TRIGGERED[5]			Write '1' to disable interrupt for event TRIGGERED[5]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	TRIGGERED[6]			Write '1' to disable interrupt for event TRIGGERED[6]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	TRIGGERED[7]			Write '1' to disable interrupt for event TRIGGERED[7]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
ı	RW	TRIGGERED[8]			Write '1' to disable interrupt for event TRIGGERED[8]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	TRIGGERED[9]			Write '1' to disable interrupt for event TRIGGERED[9]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	TRIGGERED[10]			Write '1' to disable interrupt for event TRIGGERED[10]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	TRIGGERED[11]			Write '1' to disable interrupt for event TRIGGERED[11]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	TRIGGERED[12]			Write '1' to disable interrupt for event TRIGGERED[12]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	TRIGGERED[13]			Write '1' to disable interrupt for event TRIGGERED[13]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	TRIGGERED[14]			Write '1' to disable interrupt for event TRIGGERED[14]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	TRIGGERED[15]			Write '1' to disable interrupt for event TRIGGERED[15]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled





6.8.2 Electrical specification

6.8.2.1 EGU Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{EGU,EVT}	Latency between setting an EGU event flag and the system setting an		1		cycles
	interrupt				

6.9 GPIO — General purpose input/output

The general purpose input/output pins (GPIOs) are grouped as one or more ports, with each port having up to 32 GPIOs.

The number of ports and GPIOs per port varies with product variant and package. Refer to Registers on page 324 and Pin assignments on page 926 for more information about the number of GPIOs that are supported.

GPIO has the following user-configurable features:

- Up to 32 GPIO pins per GPIO port
- Output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high or low level triggers on all pins
- Trigger interrupt on state changes on any pin
- All pins can be used by the PPI task/event system
- One or more GPIO outputs can be controlled through the PPI and GPIOTE channels
- Any pin can be mapped to a peripheral for layout flexibility
- GPIO state changes captured on the SENSE signal can be stored by the LATCH register

The GPIO port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN_CNF[n] registers (n=0..31).

The following parameters can be configured through these registers:

- Direction
- · Drive strength
- Enabling of pull-up and pull-down resistors
- · Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN_CNF registers are retained registers. See POWER — Power supply on page 81 for more information about retained registers.

6.9.1 Pin configuration

Pins can be individually configured through the SENSE field in the PIN_CNF[n] register to detect either a high or low level input.

When the correct level is detected on a configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal. Default behavior, defined by the DETECTMODE register, combines all DETECT signals from the pins in the GPIO port into one common DETECT signal and routes it through the system to be utilized by other peripherals. This mechanism is functional in both System ON and System OFF mode. See GPIO port and the GPIO pin details on page 323.



The following figure illustrates the GPIO port containing 32 individual pins, where PINO is shown in more detail for reference. All signals on the left side of the illustration are used by other peripherals in the system and therefore not directly available to the CPU.




Figure 49: GPIO port and the GPIO pin details

Pins should be in a level that cannot trigger the sense mechanism before being enabled. If the SENSE condition configured in the PIN_CNF registers is met when the sense mechanism is enabled, the DETECT signal will immediately go high. A PORT event is triggered if the DETECT signal was low before enabling the sense mechanism. See GPIOTE — GPIO tasks and events on page 371.

See the following peripherals for more information about how the DETECT signal is used:

- POWER Power supply on page 81 uses the DETECT signal to exit from System OFF mode.
- GPIOTE GPIO tasks and events on page 371 uses the DETECT signal to generate the PORT event.

When a pin's PINx.DETECT signal goes high, a flag is set in the LATCH register. For example, when the PINO.DETECT signal goes high, bit 0 in the LATCH register is set to 1. If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will not be cleared. The LATCH register will only be cleared if the CPU explicitly clears it by writing a 1 to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low.

The LDETECT signal will be set high when one or more bits in the LATCH register are 1. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to 0.

If one or more bits in the LATCH register are 1 after the CPU has performed a clear operation on the LATCH register, a rising edge will be generated on the LDETECT signal. This is illustrated in DETECT signal behavior on page 324.

Note: The CPU can read the LATCH register at any time to check if a SENSE condition has been met on any of the GPIO pins. This is still valid if that condition is no longer met at the time the CPU queries the LATCH register. This mechanism will work even if the LDETECT signal is not used as the DETECT signal.

The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register. It is possible to change from default behavior to the DETECT signal that is derived directly from the LDETECT signal. See GPIO port and the GPIO pin details on page 323. The following figure illustrates the DETECT signal behavior for these two alternatives.






Figure 50: DETECT signal behavior

A GPIO pin input buffer can be disconnected from the pin to enable power savings when the pin is not used as an input, see GPIO port and the GPIO pin details on page 323. Input buffers must be connected to get a valid input value in the IN register, and for the sense mechanism to get access to the pin.

Other peripherals in the system can connect to GPIO pins and override their output value and configuration, or read their analog or digital input value. See GPIO port and the GPIO pin details on page 323.

Selected pins also support analog input signals, see ANAIN in GPIO port and the GPIO pin details on page 323. The assignment of the analog pins can be found in Pin assignments on page 926.

Note: When a pin is configured as digital input, increased current consumption occurs when the input voltage is between V_{IL} and V_{IH} . It is good practice to ensure that the external circuitry does not drive that pin to levels between V_{IL} and V_{IH} for a long period of time.

6.9.2 Registers

Instances

Instance	Base address	Description
GPIO	0x50000000	General purpose input and output
		This instance is deprecated.
PO	0x50000000	General purpose input and output, port 0
P1	0x50000300	General purpose input and output, port 1



Configuration

Instance	Configuration
GPIO	
P0	P0.00 to P0.31 implemented
P1	P1.00 to P1.15 implemented

Register overview

Register	Offset	Description
OUT	0x504	Write GPIO port
OUTSET	0x508	Set individual bits in GPIO port
OUTCLR	0x50C	Clear individual bits in GPIO port
IN	0x510	Read GPIO port
DIR	0x514	Direction of GPIO pins
DIRSET	0x518	DIR set register
DIRCLR	0x51C	DIR clear register
LATCH	0x520	Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE
		registers
DETECTMODE	0x524	Select between default DETECT signal behavior and LDETECT mode
PIN_CNF[0]	0x700	Configuration of GPIO pins
PIN_CNF[1]	0x704	Configuration of GPIO pins
PIN_CNF[2]	0x708	Configuration of GPIO pins
PIN_CNF[3]	0x70C	Configuration of GPIO pins
PIN_CNF[4]	0x710	Configuration of GPIO pins
PIN_CNF[5]	0x714	Configuration of GPIO pins
PIN_CNF[6]	0x718	Configuration of GPIO pins
PIN_CNF[7]	0x71C	Configuration of GPIO pins
PIN_CNF[8]	0x720	Configuration of GPIO pins
PIN_CNF[9]	0x724	Configuration of GPIO pins
PIN_CNF[10]	0x728	Configuration of GPIO pins
PIN_CNF[11]	0x72C	Configuration of GPIO pins
PIN_CNF[12]	0x730	Configuration of GPIO pins
PIN_CNF[13]	0x734	Configuration of GPIO pins
PIN_CNF[14]	0x738	Configuration of GPIO pins
PIN_CNF[15]	0x73C	Configuration of GPIO pins
PIN_CNF[16]	0x740	Configuration of GPIO pins
PIN_CNF[17]	0x744	Configuration of GPIO pins
PIN_CNF[18]	0x748	Configuration of GPIO pins
PIN_CNF[19]	0x74C	Configuration of GPIO pins
PIN_CNF[20]	0x750	Configuration of GPIO pins
PIN_CNF[21]	0x754	Configuration of GPIO pins
PIN_CNF[22]	0x758	Configuration of GPIO pins
PIN_CNF[23]	0x75C	Configuration of GPIO pins
PIN_CNF[24]	0x760	Configuration of GPIO pins
PIN_CNF[25]	0x764	Configuration of GPIO pins
PIN_CNF[26]	0x768	Configuration of GPIO pins
PIN_CNF[27]	0x76C	Configuration of GPIO pins
PIN_CNF[28]	0x770	Configuration of GPIO pins
PIN_CNF[29]	0x774	Configuration of GPIO pins
PIN_CNF[30]	0x778	Configuration of GPIO pins
PIN_CNF[31]	0x77C	Configuration of GPIO pins



6.9.2.1 OUT

Address offset: 0x504

Write GPIO port

Bit nu	ımber			31	30	29	28	27	26	25	24	1 23	2	2 2	1 2	0.0	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
ID						d																														
	0x000	0000				0																							0							
ID		Field		Val					Ů		Ů			ript			Ů	Ü	Ü	Ū	Ü		Ū	Ü	Ů		Ū					Ü	Ü	Ů	Ů	Ü
A	RW	PIN0	value 15	vai	uc							Pir			.101																					
^	11.00	FINO	Low	0										, Irive	ar i	c I	low	,																		
				1										Irive																						
В	RW	PIN1	High	_								Pir			21 1	5 1	iligi																			
5	11.00	11111	Low	0										Irive	or i	c I	low	,																		
			High	1										Irive																						
С	RW	PIN2	111611	•								Pir			LI I	3 1	11151																			
Č		11112	Low	0										Irive	⊃ri	s I	low	,																		
			High	1										Irive																						
D	RW	PIN3	111611	_								Pir				٠.	ь.																			
_			Low	0										Irive	∍ri	s I	low	,																		
			High	1										Irive																						
E	RW	PIN4	6	-								Pir				J 1	р.	•																		
_			Low	0										Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s I	higl	n																		
F	RW	PIN5										Pir																								
			Low	0										Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
G	RW	PIN6	-									Pir					•																			
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s l	higl	n																		
Н	RW	PIN7										Pir	n 7	,																						
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
1	RW	PIN8										Pir	n 8	3																						
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
J	RW	PIN9										Pir	n 9)																						
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
K	RW	PIN10										Pir	n 1	.0																						
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
L	RW	PIN11										Pir	n 1	.1																						
			Low	0								Pir	n d	Irive	er i	s I	low	,																		
			High	1								Pir	n d	Irive	er i	s ł	higl	n																		
М	RW	PIN12										Pir	n 1	.2																						
			Low	0								Pir	n d	lrive	er i	s I	low	,																		
			High	1								Pir	n d	lrive	er i	s l	higl	h																		
N	RW	PIN13										Pir	n 1	.3																						
			Low	0										lrive																						
			High	1								Pir	n d	lrive	er i	s l	higl	n																		
0	RW	PIN14										Pir																								
			Low	0								Pir	n d	lrive	er i	s I	low	,																		



D.:				24.0	200	\0. c=	20.25			22.5	11 -	200	10	1.0					10	1.4	10	2	0 -	,			_	•		_
Bit nui	mber						26 25																							
ID				f e	d	c b	a Z	Υ	X	W١	Vι	U	T	S	R (Q F	, 0	N	М	L	Κ.	J	I F	1 (3 F	Е	D	С	В	4
Reset	0x000	00000		0 0	0	0 0	0 0	0	0	0 (0 (0	0	0	0	0 (0	0	0	0	0 (0	0 () (0	0	0	0	0	0
ID	R/W	Field	Value ID	Value	2				De	script	tior	n																		
			High	1					Pin	driv	er i	is l	high																	
Р	RW	PIN15							Pin	15																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1					Pin	driv	er i	is l	high																	
Q	RW	PIN16							Pin	16																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1						driv	er i	is l	high																	
R	RW	PIN17							Pin																					
			Low	0						driv																				
			High	1						driv	er i	is l	high																	
S	RW	PIN18		_					Pin																					
			Low	0						driv																				
_			High	1						driv	er i	is l	high																	
Т	RW	PIN19		•					Pin																					
			Low	0						driv																				
	DIA	DIALOG	High	1						driv	er i	IS I	nıgn																	
U	RW	PIN20	Laur	0					Pin			:- 1																		
			Low	0						driv																				
V	DVA	DINI24	High	1						driv	eri	IS I	nıgn																	
V	RW	PIN21	Low	0					Pin	driv	or i	ic I	low																	
			High	1						driv																				
W	RW	PIN22	i iigii	-					Pin		CI I	13 1	· ''5' '																	
**	11.00	111122	Low	0						driv	er i	is I	low																	
			High	1						driv																				
Х	RW	PIN23		_					Pin																					
			Low	0						driv	er i	is l	low																	
			High	1						driv																				
Υ	RW	PIN24	-						Pin				•																	
			Low	0					Pin	driv	er i	is l	low																	
			High	1						driv																				
Z	RW	PIN25							Pin	25																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1					Pin	driv	er i	is l	high																	
а	RW	PIN26							Pin	26																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1					Pin	driv	er i	is l	high																	
b	RW	PIN27							Pin	27																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1					Pin	driv	er i	is l	high																	
С	RW	PIN28							Pin	28																				
			Low	0					Pin	driv	er i	is l	low																	
			High	1						driv	er i	is l	high																	
d	RW	PIN29							Pin																					
			Low	0						driv																				
			High	1						driv	er i	is l	high																	
е	RW	PIN30								30																				
			Low	0						driv																				
			High	1						driv	er i	is l	high																	
f	RW	PIN31							Pin	31																				





Bit number	31 30 29 28	27 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 1	0 9 8 7 6 5 4 3 2 1 0
ID	fedc	b a Z Y X W V U T S R	QPONML	KJIHGFEDCBA
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID				
Low	0	Pin driver is low		
High	1	Pin driver is high		

6.9.2.2 OUTSET

Address offset: 0x508

Set individual bits in GPIO port

Note: Read: reads value of OUT register.

Bit nun	nber			31 30	29 2	28 27	26 25	5 24	23 22	21 20	0 19 1	18 1	.7 16	15	14	13 1	2 11	l 10	9	8	7	5 5	4	3	2 :	1 0
ID				f e	d	c b	a Z	Υ	X W	V U	J T	S I	R Q	Р	0	N N	1 L	K	J	1 1	H (3 F	Е	D	C I	3 A
Reset (0x0000	0000							0 0																	0 0
ID																										
Α	RW	PIN0							Pin 0																	
	W1S																									
			Low	0					Read:	pin dı	river i	is lo	w													
			High	1					Read:	pin dı	river i	is hi	gh													
			Set	1					Write:	: a '1'	sets t	the p	pin h	igh;	a '0	' has	no	effe	ct							
В	RW	PIN1							Pin 1																	
	W1S																									
			Low	0					Read:	pin dı	river i	is lo	W													
			High	1					Read:	•			_													
			Set	1					Write:	: a '1'	sets t	the p	pin h	igh;	a '0	' has	no	effe	ct							
С	RW	PIN2							Pin 2																	
	W1S			_																						
			Low	0					Read:	•																
			High	1					Read:					iah.	- 'C	' bar		offo	~ +							
D	RW	PIN3	Set	1					Write: Pin 3	. d I	sets t	ine į	pin n	ign;	a C	IIds	110	ene	Cl							
U	W1S	FINS							FIII 3																	
	***15		Low	0					Read:	nin dı	river i	is lo	w													
			High	1					Read:																	
			Set	1					Write:				-	igh:	a '0	' has	no	effe	ct							
E	RW	PIN4							Pin 4					0 /												
	W1S																									
			Low	0					Read:	pin dı	river i	is lo	w													
			High	1					Read:	pin dı	river i	is hi	gh													
			Set	1					Write:	: a '1'	sets t	the p	pin h	igh;	a '0	' has	no	effe	ct							
F	RW	PIN5							Pin 5																	
	W1S																									
			Low	0					Read:	pin dı	river i	is lo	w													
			High	1					Read:	pin dı	river i	is hi	gh													
			Set	1					Write:	: a '1'	sets t	the p	pin h	igh;	a '0	' has	no	effe	ct							
G	RW	PIN6							Pin 6																	
	W1S																									
			Low	0					Read:	pin dı	river i	is lo	W													
			High	1					Read:	pin dı	river i	is hi	gh													
			Set	1					Write:	: a '1'	sets t	the p	pin h	igh;	a '0	' has	no	effe	ct							



Bit nu	mber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
Н	RW PIN7	value ID	value	Pin 7
	W1S			11117
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
ı	RW PIN8	500	-	Pin 8
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
J	RW PIN9			Pin 9
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
K	RW PIN10			Pin 10
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
L	RW PIN11			Pin 11
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
M	RW PIN12			Pin 12
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
N	RW PIN13			Pin 13
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
0	RW PIN14			Pin 14
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
Р	DW/ DINI1E	Set	1	Write: a '1' sets the pin high; a '0' has no effect
r	RW PIN15 W1S			Pin 15
	W13	Low	0	Read: pin driver is low
		High	1	Read: pin driver is low
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
Q	RW PIN16		-	Pin 16
~	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
		-		, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,





Bit nı	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
	. 00000000			
	t 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R	R/W Field RW PIN17	Value ID	Value	Description Pin 17
N	W1S			FIII 17
	W13	Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
S	RW PIN18	361	-	Pin 18
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
Т	RW PIN19			Pin 19
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
U	RW PIN20			Pin 20
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
V	RW PIN21			Pin 21
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
W	RW PIN22	Set	1	Write: a '1' sets the pin high; a '0' has no effect Pin 22
VV	W1S			F III 22
	**13	Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
Χ	RW PIN23			Pin 23
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
Υ	RW PIN24			Pin 24
	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
Z	RW PIN25			Pin 25
	W1S	1	0	Dead, air daireach lean
		Low	0 1	Read: pin driver is low
		High Set	1	Read: pin driver is high Write: a '1' sets the pin high; a '0' has no effect
a	RW PIN26	301	_	Pin 26
-	W1S			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect



Bit nu	mber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fed c b a 2	ZYXWVUTSRQPONMLKJIHGFEDCBA
Reset	0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
b	RW PIN27 W1S			Pin 27
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
С	RW PIN28 W1S			Pin 28
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
d	RW PIN29 W1S			Pin 29
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
е	RW PIN30 W1S			Pin 30
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect
f	RW PIN31 W1S			Pin 31
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Set	1	Write: a '1' sets the pin high; a '0' has no effect

6.9.2.3 OUTCLR

Address offset: 0x50C

Clear individual bits in GPIO port

Note: Read: reads value of OUT register.

Bit nu	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW PINO			Pin 0
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
В	RW PIN1			Pin 1
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
С	RW PIN2			Pin 2
	W1C			



Bit nu	mber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcba	a Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
D	RW PIN3 W1C			Pin 3
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
E	RW PIN4 W1C			Pin 4
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
F	RW PIN5 W1C			Pin 5
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
G	RW PIN6 W1C			Pin 6
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Н	RW PIN7 W1C			Pin 7
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
I	RW PIN8 W1C			Pin 8
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
J	RW PIN9 W1C			Pin 9
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high Write: a '1' sets the pin low; a '0' has no effect
K	RW PIN10	Clear	1	Pin 10
K	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
L	RW PIN11	Clear	1	Write: a '1' sets the pin low; a '0' has no effect Pin 11
	W1C	le	0	
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
N.4	DIA/ DINIA?	Clear	1	Write: a '1' sets the pin low; a '0' has no effect
М	RW PIN12 W1C			Pin 12



Bit nu	mber		31 30 29 28 27 20	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	mber			Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x0000000			
ID	R/W Field	Value ID	Value	Description
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
N.	DIAL DINIA	Clear	1	Write: a '1' sets the pin low; a '0' has no effect
N	RW PIN13 W1C			Pin 13
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
0	RW PIN14 W1C			Pin 14
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Р	RW PIN15			Pin 15
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Q	RW PIN16 W1C			Pin 16
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
R	RW PIN17 W1C			Pin 17
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
S	RW PIN18 W1C			Pin 18
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Т	RW PIN19 W1C			Pin 19
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
U	RW PIN20 W1C			Pin 20
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
V	RW PIN21		_	Pin 21
	W1C	E.		
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
	B.1.1 E.1.1.E.	Clear	1	Write: a '1' sets the pin low; a '0' has no effect
W	RW PIN22 W1C			Pin 22



Bit nu	umber		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcb	a Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Χ	RW PIN23			Pin 23
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
.,	DIA DIA A	Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Υ	RW PIN24 W1C			Pin 24
	WIC	Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
Z	RW PIN25			Pin 25
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
a	RW PIN26			Pin 26
	W1C		_	
		Low	0	Read: pin driver is low
		High Clear	1	Read: pin driver is high Write: a '1' sets the pin low; a '0' has no effect
b	RW PIN27	Cicai	1	Pin 27
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
С	RW PIN28			Pin 28
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
d	RW PIN29	Clear	1	Write: a '1' sets the pin low; a '0' has no effect Pin 29
ŭ	W1C			11123
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect
e	RW PIN30			Pin 30
	W1C			
		Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
f	DW DIN24	Clear	1	Write: a '1' sets the pin low; a '0' has no effect
f	RW PIN31 W1C			Pin 31
	WIC	Low	0	Read: pin driver is low
		High	1	Read: pin driver is high
		Clear	1	Write: a '1' sets the pin low; a '0' has no effect





6.9.2.4 IN

Address offset: 0x510

Read GPIO port

Bit nu	ımber			31	30	29 2	28 27	7 2	6 25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 :	2 :	1 0
ID									a Z																								
	0x000	00000							0 (
ID																																	
A	R	PIN0									Pin																						
			Low	0									put	is I	ow																		
			High	1									put			ı																	
В	R	PIN1	3								Pin																						
			Low	0							Pin	ı ir	put	is l	ow																		
			High	1									put			ı																	
С	R	PIN2									Pin																						
			Low	0							Pin	ir	put	is l	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
D	R	PIN3									Pin	3																					
			Low	0							Pin	ir	put	is l	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
E	R	PIN4									Pin	4																					
			Low	0							Pin	ir	put	is I	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
F	R	PIN5									Pin	1 5																					
			Low	0							Pin	ir	put	is I	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
G	R	PIN6									Pin	6																					
			Low	0							Pin	ir	put	is I	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
Н	R	PIN7									Pin	7																					
			Low	0							Pin	ir	put	is l	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
1	R	PIN8									Pin	8 ו																					
			Low	0							Pin	ir	put	is l	ow																		
			High	1							Pin	ir	put	is l	high	ı																	
J	R	PIN9									Pin	9																					
			Low	0							Pin	ir	put	is l	ow																		
			High	1							Pin	ı ir	put	is l	high	ı																	
K	R	PIN10									Pin																						
			Low	0									put																				
			High	1									put	is l	high	ı																	
L	R	PIN11									Pin																						
			Low	0									put																				
			High	1									put	is l	high	l																	
М	R	PIN12									Pin																						
			Low	0									put																				
			High	1									put	is l	high	ı																	
N	R	PIN13									Pin																						
			Low	0									put																				
			High	1									put	is l	high	I																	
0	R	PIN14									Pin																						
			Low	0							Pin	ir	put	is I	ow																		



															_															
	ımber				0 29 2																									
ID				f e	e d	c b	a 2	<u> </u>	Y X	W	' V	U	T	S	R	Q I	P (N	М	L	K	J	1	Н	G	F	E	D (C E	3 A
Reset	0x000	00000		0 (0	0 0	0 () (0 0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0 () (0
ID	R/W	Field	Value ID	Valu	e				De	escr	iptic	n																		
			High	1					Pir	n in	put	is ł	nigh																	
Р	R	PIN15							Pir	n 1!	5																			
			Low	0							put																			
			High	1							put	is ł	nigh																	
Q	R	PIN16								n 10																				
			Low	0							put																			
			High	1							put	is ł	nigh																	
R	R	PIN17								n 1																				
			Low	0							put i																			
	_	DINIAO	High	1							put	is t	nigh																	
S	R	PIN18	Law	0						n 18		:- 1																		
			Low	0							put																			
Т	R	PIN19	High	1						n 19	put	15 1	ııgıı																	
'	ĸ	PIN19	Low	0							put i	ic I	O\4/																	
			High	1							put																			
U	R	PIN20	111811	-						n 20		13 1	''B''																	
Ü		111420	Low	0							put	is I	ow																	
			High	1							put																			
V	R	PIN21								n 2:																				
			Low	0							put	is I	ow																	
			High	1					Pir	n in	put	is ł	nigh																	
W	R	PIN22							Pir	n 22	2																			
			Low	0					Pir	n in	put	is I	ow																	
			High	1					Pir	n in	put	is ł	nigh																	
Χ	R	PIN23							Pir	n 23	3																			
			Low	0					Pir	n in	put	is I	ow																	
			High	1					Pir	n in	put	is ł	nigh																	
Υ	R	PIN24							Pir	n 24	4																			
			Low	0					Pir	n in	put	is I	ow																	
			High	1					Pir	n in	put	is ł	nigh																	
Z	R	PIN25							Pir	n 2!	5																			
			Low	0							put																			
			High	1							put	is ł	nigh																	
a	R	PIN26								n 20																				
			Low	0							put																			
		DINIOZ	High	1							put	ıs r	nign																	
b	R	PIN27	La	0						n 2:		:- 1																		
			Low High	0							put i																			
С	R	PIN28	riigii	1						n 28		13 1	ııgıı																	
		111120	Low	0							put	is I	ΟW																	
			High	1							put																			
d	R	PIN29	.0	_						n 29			9.1																	
			Low	0							put	is I	ow																	
			High	1							put																			
e	R	PIN30	-							n 30																				
			Low	0							put	is I	ow																	
			High	1							put																			
f	R	PIN31								n 3:																				





Bit number	31	30 2	29 2	8 2	7 2	26 2	:5 2	4 2	3 2	2 21	L 20	19	18	17 1	16 :	15 1	14 :	L3 1	12 1	1 10	9	8	7	6	5	4	3	2	1	0
ID	f	е	d d	c k	b i	a i	Ζ '	Y >	< V	/ V	U	Т	S	R	Q	Р	0	N I	ΜI	. K	J	-1	Н	G	F	Ε	D	С	В	Д
Reset 0x00000000	0	0	0 (0 (0 (0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	o
ID R/W Field Valu																														ı
Low	0							Р	in ii	nput	t is l	ow																		
High	n 1							Р	in iı	put	t is l	nigh	ı																	

6.9.2.5 DIR

Address offset: 0x514

Direction of GPIO pins

Bit nu	ımber			31	30 2	29 2	28 2	27 2	6 2	25 2	4 2	23 2:	2 2	21 2	0 :	19 1	18	17	16	15	14	13	12	11	1 1	0 9	9	8	7	6	5	4	3	2	1	0
ID				f	e	d	С	b a	а	ΖY	7	X W	۷١	Vι	J	Т	S	R	Q	Р	0	N	M	L	. 1	ζ.	J	1 1	+ 1	G	F	E	D	С	В	Α
Reset	0x000	00000		0	0	0 (0	0 (0	0 ()	0 0) (0 ()	0	0	0	0	0	0	0	0	0) ()	0	0	0	0	0	0	0	0	0
ID																																				
Α	RW	PIN0					_				F	Pin 0)		Т	_	Т	_				Т			Т	_	Т				_		_			_
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put	:																			
В	RW	PIN1									F	Pin 1																								
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put	:																			
С	RW	PIN2									F	Pin 2	!																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put																				
D	RW	PIN3									F	Pin 3	;																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put	:																			
Е	RW	PIN4									F	Pin 4	ļ																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put	:																			
F	RW	PIN5									F	Pin 5	,																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put																				
G	RW	PIN6									F	Pin 6	j																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put																				
Н	RW	PIN7									F	Pin 7	'																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1							F	Pin s	et	as c	ut	put																				
I	RW	PIN8									F	Pin 8	3																							
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1								Pin s		as c	ut	put																				
J	RW	PIN9										Pin 9																								
			Input	0							F	Pin s	et	as i	np	ut																				
			Output	1								Pin s		as c	ut	put																				
K	RW	PIN10										Pin 1																								
			Input	0								Pin s																								
			Output	1								Pin s		as c	ut	put																				
L	RW	PIN11										Pin 1																								
			Input	0								Pin s																								
			Output	1								Pin s		as c	ut	put																				
М	RW	PIN12									F	Pin 1	.2																							





Bit nu	mber			31 3	80 29	28 :	27 2	6 25	24	4 23	22	2 21	. 21	0	19 :	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 :	2	1 0
ID					e d																												ВА
	0x000	00000			0 0																												
ID		Field	Value ID	Valu					Ť			riptio				_	Ť	_	Ť	Ť		_	_		_								
	11,7 **	riela	Input	0								et as			ut																		
			Output	1								et as																					
N	RW	PIN13		_						Pir																							
			Input	0								et as	s ir	ทต	ut																		
			Output	1								et as																					
0	RW	PIN14								Pir																							
			Input	0								et as	s ir	np	ut																		
			Output	1								et as																					
Р	RW	PIN15								Pir																							
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1								et as																					
Q	RW	PIN16								Pir					•																		
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1								et as																					
R	RW	PIN17								Pir																							
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1								et as																					
S	RW	PIN18								Pir																							
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
Т	RW	PIN19								Pir	า 19	9																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
U	RW	PIN20								Pir	ո 20	0																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
V	RW	PIN21								Pir	າ 2:	1																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
W	RW	PIN22								Pir	n 22	2																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	ut	tput	:																	
Х	RW	PIN23								Pir	1 23	3																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
Υ	RW	PIN24								Pir	1 2	4																					
			Input	0						Pir	ı se	et as	s ir	np	ut																		
			Output	1						Pir	ı se	et as	s o	out	tput	:																	
Z	RW	PIN25								Pir	1 2!	5																					
			Input	0								et as																					
			Output	1								et as	s o	out	tput																		
а	RW	PIN26									1 20																						
			Input	0								et as																					
			Output	1								et as	s o	out	tput																		
b	RW	PIN27								Pir																							
			Input	0								et as																					
			Output	1								et as	s o	out	tput																		
С	RW	PIN28		•							า 28																						
			Input	0								et as																					
			Output	1						Pir	ı se	et as	s o	out	tput	:																	



Bit nu	mbor			f e d c b a		חב ח	117	ו כו	י י	11 -	00 1	0 -	10 1	7 1	16 1	c -	1 / 1	2 1	2 1	1 10	. 0	0	7	6	С	4	2 .	,	1 0				
DIL IIU	mber			f e d c b a Z 0 0 0 0 0 0 0 0 Value 0 1							24 2	23 2	.2 2	1 2	20 1	9.	19 1	/]	10 1	Э.	14]	.5 1	2 1	1 10	9	_		О	5	4	э,		1 0
ID				f	е	d	С	b	а	Ζ '	Y)	ΧV	N١	V	U 1	Γ	S F	٦ ا	Q F)	0	1 V	Λl	. K	J	-1	Н	G	F	Е	D (2	ВА
Reset	0x0000	00000		0	0	0	0	0	0	0	0 (0 (0 (0	0 ()	0 ()	0 ()	0	0	0 (0	0	0	0	0	0	0	0 () (0 0
ID																																	
d	RW	PIN29									Р	in 2	29																				
			Input	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		P	in s	set	as i	npu	it																						
			Output	1							P	in s	set	as (outp	out																	
е	RW	PIN30									Р	in 3	30																				
			Input	0							P	in s	set	as i	npu	it																	
			Output	1							Р	in s	set	as (outp	ut																	
f	RW	PIN31									Р	Pin 3	31																				
			Input	0							P	in s	set	as i	npu	t																	
			Output	1							P	in s	set	as (outp	out																	

6.9.2.6 DIRSET

Address offset: 0x518

DIR set register

Note: Read: reads value of DIR register.

Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID			fedcbaZYXWVUTSRQPONMLKJIHGFEDC	ВА
Reset	0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID				
Α	RW PINO		Set as output pin 0	
	W1S			
		Input	0 Read: pin set as input	
		Output	1 Read: pin set as output	
		Set	1 Write: a '1' sets pin to output; a '0' has no effect	
В	RW PIN1		Set as output pin 1	
	W1S			
		Input	0 Read: pin set as input	
		Output	1 Read: pin set as output	
		Set	1 Write: a '1' sets pin to output; a '0' has no effect	
С	RW PIN2		Set as output pin 2	
	W1S			
		Input	0 Read: pin set as input	
		Output	1 Read: pin set as output	
		Set	1 Write: a '1' sets pin to output; a '0' has no effect	
D	RW PIN3		Set as output pin 3	
	W1S			
		Input	0 Read: pin set as input	
		Output	1 Read: pin set as output	
		Set	1 Write: a '1' sets pin to output; a '0' has no effect	
E	RW PIN4		Set as output pin 4	
	W1S			
		Input	0 Read: pin set as input	
		Output	1 Read: pin set as output	
		Set	1 Write: a '1' sets pin to output; a '0' has no effect	
F	RW PIN5		Set as output pin 5	
	W1S			
		Input	0 Read: pin set as input	



Bit nu	ımber		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				a Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
	: 0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field		Value	Description
10	.,,	Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
G	RW PIN6			Set as output pin 6
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Н	RW PIN7			Set as output pin 7
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
1	RW PIN8			Set as output pin 8
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
J	RW PIN9			Set as output pin 9
	W1S	la a cata	0	Double district and an investor
		Input	0 1	Read: pin set as output
		Output Set	1	Read: pin set as output Write: a '1' sets pin to output; a '0' has no effect
K	RW PIN10	Set	1	Set as output pin 10
	W1S			Set as output pin 10
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
L	RW PIN11			Set as output pin 11
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
М	RW PIN12			Set as output pin 12
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
N	RW PIN13			Set as output pin 13
	W1S	la a cata	0	Double district and an investor
		Input	0 1	Read: pin set as input Read: pin set as output
		Output Set	1	
0	RW PIN14	JEL	1	Write: a '1' sets pin to output; a '0' has no effect Set as output pin 14
J	W1S			occus output pin 124
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Р	RW PIN15			Set as output pin 15
	W1S			
		Input	0	Read: pin set as input





Bit nu	ımber		31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			f e d c b	a ZYXWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Q	RW PIN16			Set as output pin 16
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
R	RW PIN17			Set as output pin 17
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
S	RW PIN18			Set as output pin 18
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
_		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Т	RW PIN19			Set as output pin 19
	W1S		•	
		Input	0	Read: pin set as output
		Output Set	1	Read: pin set as output Write: a '1' sets pin to output; a '0' has no effect
U	RW PIN20	Set	1	Set as output pin 20
Ü	W1S			Set as output pin 20
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
٧	RW PIN21			Set as output pin 21
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
W	RW PIN22			Set as output pin 22
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Х	RW PIN23			Set as output pin 23
	W1S			
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
Y	RW PIN24	Set	1	Write: a '1' sets pin to output; a '0' has no effect
ī	W1S			Set as output pin 24
	44.17.3	Input	0	Read: pin set as input
		Output	1	Read: pin set as input Read: pin set as output
		Set	1	Write: a '1' sets pin to output; a '0' has no effect
Z	RW PIN25	JC1	•	Set as output pin 25
	W1S			
		Input	0	Read: pin set as input
		1		



Bit nu	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
	Output	1 Read: pin set as output
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
а	RW PIN26	Set as output pin 26
	W1S	
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
b	RW PIN27	Set as output pin 27
	W1S	
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
С	RW PIN28	Set as output pin 28
	W1S	
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
d	Set Set	1 Write: a '1' sets pin to output; a '0' has no effect
a	RW PIN29 W1S	Set as output pin 29
		0 Read: pin set as input
	Input Output	1 Read: pin set as nitput
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
e	RW PIN30	Set as output pin 30
C	W1S	Set as output pin 50
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
f	RW PIN31	Set as output pin 31
	W1S	
	Input	0 Read: pin set as input
	Output	1 Read: pin set as output
	Set	1 Write: a '1' sets pin to output; a '0' has no effect
	360	Thick of a seed pill to output, a o has no effect

6.9.2.7 DIRCLR

Address offset: 0x51C

DIR clear register

Note: Read: reads value of DIR register.

Bit n	umber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	. 10	9	8	7	6	5	4	3	2	1 0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N	M	L	K	J	-1	Н	G	F	Ε	D	С	ВА
Rese	t 0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																		
Α	RW	PIN0										Set	as	inp	ut p	oin	0																	
	W1C																																	
			Input	0								Rea	ad:	pin	set	as	inp	ut																
			Output	1								Rea	ad:	pin	set	as	out	put																
			Clear	1								۱۸/۰	ite:		11	.+.		+~ :			- '0	31 L												





Bit nui	mber			31 3	30 29	28	27 2	6 25	5 24	- 23 22 21	20	19	18	17	16	15	5 14	13	3 12	2 11	L 10	9	8	7	6	5	4	3 :	2 1	. 0
ID										x w v																				
	0x0000	0000								0 0 0) 0
ID	R/W			Valu					Ĭ	Descripti			Ť			Ť	Ť	Ĭ		Ĭ		Ť		_		Ů				
В		PIN1	value 15	Vare		-	-	-	-	Set as in			1	-	-	•	-	-	-	۰	-	-	-	۰	-	۰	-	۰	-	-
_	W1C									500 05,	put	ρ	-																	
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir	ı se	t as	ou	tpu	t															
			Clear	1						Write: a	'1' s	sets	pir	to	inp	ut	; a '	0' I	nas	no	effe	ct								
С	RW	PIN2								Set as inp	put	pin	2																	
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir	ı se	t as	ou	tpu	t															
			Clear	1						Write: a	'1' s	sets	pir	to	inp	ut	; a '	0' l	nas	no	effe	ct								
D	RW	PIN3								Set as inp	put	pin	3																	
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir	ı se	t as	ou	tpu	t															
			Clear	1						Write: a	'1' s	sets	pir	to	inp	ut	; a '	0' l	nas	no	effe	ct								
E	RW	PIN4								Set as inp	put	pin	4																	
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir																				
_			Clear	1						Write: a				to	inp	ut	; a '	0' I	nas	no	effe	ct								
F		PIN5								Set as in	put	pin	5																	
	W1C			•																										
			Input	0						Read: pir																				
			Output	1						Read: pir Write: a						+	'	n' ۱	226	no	offo	ct								
G	RW	PIN6	Clear	1						Set as in				1 10	шр	ut,	, а	UI	ıas	110	ene	CL								
Ü	W1C	11110								JCC 43 1111	put	Piii	U																	
	****		Input	0						Read: pir	ı se	et as	inr	out																
			Output	1						Read: pir					t															
			Clear	1						Write: a						ut	; a '	0' I	nas	no	effe	ct								
Н	RW	PIN7								Set as inp																				
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir	ı se	t as	ou	tpu	t															
			Clear	1						Write: a	'1' s	sets	pir	to	inp	ut	; a '	0' I	nas	no	effe	ct								
I	RW	PIN8								Set as inp	put	pin	8																	
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir	ı se	et as	ou	tpu	t															
			Clear	1						Write: a	'1' s	sets	pir	to	inp	ut	; a '	0' l	nas	no	effe	ct								
J	RW	PIN9								Set as in	put	pin	9																	
	W1C																													
			Input	0						Read: pir	ı se	t as	inp	out																
			Output	1						Read: pir																				
			Clear	1						Write: a					inp	ut	; a '	0' l	nas	no	effe	ct								
K		PIN10								Set as inp	put	pin	10																	
	W1C																													
			Input	0						Read: pir																				
			Output	1						Read: pir							'	٠ ١٠			o.er	a.								
			Clear	1						Write: a	т 5	setS	μır	10	mp	ut	, a '	υl	ıdS	110	erre	ct								





Bit nu	mber			31 3	80 29	28	27 2	26 2!	5 2	24 23	3 22	2 21	. 20	0	19	18	1	7 1	6	15	14	1	3 1	2 1	1 1	.0 9	9	8 .	7	6	5	4	3	2	1	0
ID										Y X																										
Reset	0x0000	0000								0 0																									0	
ID																																				
L		PIN11				-	-	-			-	s inp	-	-	oin	11		-			-		-			-	-	-	-	-	-	-	-	-	-	
	W1C																																			
			Input	0						Re	ad	: pin	ı se	et	as	inp	pu	t																		
			Output	1						Re	ad	: pin	ı se	et	as	ou	ıtp	ut																		
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	ηp	ut;	a '	0'	has	nc	ef	fect	:									
М	RW	PIN12								Se	t a	s inp	out	tρ	oin	12																				
	W1C																																			
			Input	0						Re	ad	: pin	ı se	et	as	inp	pu	t																		
			Output	1						Re	ad	: pin	ı se	et	as	ou	ıtp	ut																		
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	ηp	ut;	a '	0'	has	nc	ef	fect	:									
N	RW	PIN13								Se	t a	s inp	put	tρ	oin	13																				
	W1C																																			
			Input	0						Re	ad	: pin	ı se	et	as	inp	pu	t																		
			Output	1						Re	ad	: pin	ı se	et	as	ou	ıtp	ut																		
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	np	ut;	a '	0'	has	nc	ef	fect										
0		PIN14								Se	t a	s inp	put	t p	oin	14																				
	W1C																																			
			Input	0								: pin																								
			Output	1								: pin																								
	514	DINAS	Clear	1								e: a '						o ir	ηp	ut;	a '	0'	has	nc	et	tect										
Р		PIN15								Se	t a	s inp	put	tρ	oin	15																				
	W1C		loout	^						Do							.																			
			Input Output	0								: pin : pin																								
			Clear	1								e: a '							nn	ıt.	a '	ח '	hac	nc	Δf	fort										
Q	RW	PIN16	Cicai	-								s inp						0 11	ıρ	ut,	u	U	iius	110	CI	icci	•									
ų.	W1C									30		J	pui		J	-0																				
			Input	0						Re	ad	: pin	n se	et	as	ing	pu	t																		
			Output	1								: pin																								
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	ηp	ut;	a '	0'	has	nc	ef	fect	:									
R	RW	PIN17										s inp																								
	W1C																																			
			Input	0						Re	ad	: pin	ı se	et	as	inp	pu	t																		
			Output	1						Re	ad	: pin	ı se	et	as	ou	ıtp	ut																		
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	np	ut;	a '	0'	has	nc	ef	fect	:									
S	RW	PIN18								Se	t a	s inp	put	t p	oin	18																				
	W1C																																			
			Input	0						Re	ad	: pin	ı se	et	as	inp	pu	t																		
			Output	1						Re	ad	: pin	ı se	et	as	ou	ıtp	ut																		
			Clear	1						Wı	rite	e: a '	'1'	se	ets	pir	n t	o ir	ηр	ut;	a '	0'	has	nc	ef	fect	:									
Т	RW	PIN19								Se	t a	s inp	put	t p	oin	19																				
	W1C																																			
			Input	0								: pin																								
			Output	1								: pin														_										
			Clear	1								e: a '						o ir	ηp	ut;	a '	0'	has	nc	ef	fect	į									
U		PIN20								Se	t a	s inp	put	t p	oin	20																				
	W1C		la mod							_		•			_		_																			
			Input	0								: pin																								
			Output	1								: pin									٠, ١	O'	haa	n	٠,	for										
			Clear	1						VVI	1166	e: a '	1	se	ers	hın	ıtı	u Iľ	ıμ	uť,	ď	U	ııdS	110	er	ect										





Bit nu	ımber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Y X W V U T S R Q P O N M L K J I H G F E D C B A
	. 00000000			
	: 0x00000000	Value ID		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID V	R/W Field RW PIN21	value ID	Value	Description Set of input sig 21
V	W1C			Set as input pin 21
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
W	RW PIN22 W1C			Set as input pin 22
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
X	RW PIN23 W1C			Set as input pin 23
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
Υ	RW PIN24			Set as input pin 24
	W1C			
		Input	0	Read: pin set as input
		Output Clear	1	Read: pin set as output Write: a '1' sets pin to input; a '0' has no effect
Z	RW PIN25	Clear	1	Set as input pin 25
_	W1C			500 to 3 mpac p.m. 25
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
а	RW PIN26 W1C			Set as input pin 26
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
b	RW PIN27 W1C			Set as input pin 27
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
С	RW PIN28 W1C			Set as input pin 28
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
d	RW PIN29 W1C			Set as input pin 29
		Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect
е	RW PIN30 W1C			Set as input pin 30
	-	Input	0	Read: pin set as input
		Output	1	Read: pin set as output
		Clear	1	Write: a '1' sets pin to input; a '0' has no effect





Bit nu	ımber			31	30	29	28	27	26	25 :	24 2	23 2	22 2	21 2	0 1	9 1	8 17	7 10	6 1	5 1	4 1	3 1	.2 1	11 :	10	9	8	7	6	5	4	3	2	1	0
ID				f	e	d	С	b	а	Z	Υ	χV	w١	Vι	J	S	R	C	Q P	, (1 C	N I	N	L	K	J	I	Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0) () (ס	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																			
f	RW	PIN31									9	Set	as ii	npu	t pi	n 3:	1																		
	W1C																																		
			Input	0							ı	Rea	d: p	in s	et a	ıs ir	put	t																	
			Output	1							ı	Rea	d: p	in s	et a	is o	utp	ut																	

6.9.2.8 LATCH

Address offset: 0x520

Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers

Bit nu	ımber			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				fedcbaZYXWVUTSRQPONMLKJIHGFEDCB/
Reset	0x000	00000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW	PIN0		Status on whether PINO has met criteria set in PIN_CNF0.SENSE register.
				Write '1' to clear.
			NotLatched	O Criteria has not been met
			Latched	1 Criteria has been met
В	RW	PIN1		Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register.
				Write '1' to clear.
			NotLatched	0 Criteria has not been met
			Latched	1 Criteria has been met
С	RW	PIN2		Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register.
				Write '1' to clear.
			NotLatched	0 Criteria has not been met
			Latched	1 Criteria has been met
D	RW	PIN3		Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register.
				Write '1' to clear.
			NotLatched	0 Criteria has not been met
			Latched	1 Criteria has been met
E	RW	PIN4		Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register.
				Write '1' to clear.
			NotLatched	O Criteria has not been met
			Latched	1 Criteria has been met
F	RW	PIN5		Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register.
				Write '1' to clear.
			NotLatched	O Criteria has not been met
	D) A /	DING	Latched	1 Criteria has been met
G	RW	PIN6		Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register.
			N - 41 - 4 - b d	Write '1' to clear.
			NotLatched Latched	0 Criteria has not been met 1 Criteria has been met
Н	RW	PIN7	Lattrieu	Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register.
"	11.00	FIIN/		Write '1' to clear.
			NotLatched	O Criteria has not been met
			Latched	1 Criteria has been met
	RW	PIN8	Zatenea	Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register.
•	1.44	. 1110		Write '1' to clear.
				write 1 to deal.



Bit nu	ımber			31 30	29 2	28 27	26 25	5 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e	d	c b	a Z	Υ	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x00000	0000		0 0	0	0 0	0 0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
J	RW	PIN9							Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
K	RW	PIN10							Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
L	RW	PIN11							Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register.
_		· ···- -							Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
М	RW	PIN12	Luteried	-					Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
N	RW	PIN13	<u> </u>	-					Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register.
.,									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
0	RW	PIN14	Laterica	-					Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register.
Ū									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
Р	RW	PIN15	zato.rea	-					Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register.
•									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
Q	RW	PIN16	Luconed	-					Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
R	RW	PIN17							Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
S	RW	PIN18							Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
Т	RW	PIN19							Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register.
									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
U	RW	PIN20	-						Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register.
-									Write '1' to clear.
			NotLatched	0					Criteria has not been met
			Latched	1					Criteria has been met
			Laterica	-					Sinceria has seen mee





Bit no	umber			31	30 2	9 28	8 27	26	25	24 2	23 2	2 21 2	20 19	9 18	17	16	15 1	.4 1	3 12	11	10	9	8	7	6 5	5 4	3	2 1	0
ID				f	e	d c	b	а	Z	Υ	X V	V V	U T	S	R	Q	Р (1 C	۱ M	L	K	J	ī	Н	G F	E	D	СВ	Α
Rese	t 0x000	00000		0	0	0 0	0	0	0	0	0 0	0 0	0 0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 0	0	0	0 0	0
ID											Desc																		
V	RW	PIN21						Т		9	Statu	us on v	whet	ther	PIN	21	has ı	met	crit	eria	set	in	PIN_	CN	F21.	SEN	SE re	giste	
										١	Write	e '1' to	o clea	ar.															
			NotLatched	0						(Crite	ria ha	as not	t be	en n	net													
			Latched	1						(Crite	ria ha	s bee	en n	net														
W	RW	PIN22								9	Statu	us on v	whet	ther	PIN	22	has ı	met	crit	eria	set	in	PIN_	CN	F22.	SEN	SE re	giste	:
										١	Write	e '1' to	o clea	ar.															
			NotLatched	0						(Crite	ria ha	as not	t be	en n	net													
			Latched	1						(Crite	ria ha	s bee	en n	net														
Χ	RW	PIN23								9	Statu	us on v	whet	ther	PIN	23	has ı	met	crit	eria	set	in	PIN_	CN	F23.	SEN	SE re	giste	
										١	Write	e '1' to	o clea	ar.															
			NotLatched	0						(Crite	ria ha	as not	t be	en n	net													
			Latched	1						(Crite	ria ha	s bee	en n	net														
Υ	RW	PIN24								9	Statu	us on v	whet	ther	PIN	24	has ı	met	crit	eria	set	in	PIN_	CN	F24.	SEN	SE re	egiste	:
										١	Write	e '1' to	o clea	ar.															
			NotLatched	0						(Crite	ria ha	as not	t be	en n	net													
			Latched	1						(Crite	ria ha	s bee	en n	net														
Z	RW	PIN25								9	Statu	us on v	whet	ther	PIN	25	has ı	met	crit	eria	set	in	PIN_	CN	F25.	SEN	SE re	egiste	
										١	Write	e '1' to	o clea	ar.															
			NotLatched	0						(Crite	ria ha	s not	t be	en n	net													
			Latched	1						(Crite	ria ha	s bee	en n	net														
а	RW	PIN26								5	Statu	us on v	whet	ther	PIN	26	has ı	met	crit	eria	set	in	PIN_	CN	F26.	SEN	SE re	egiste	:
												e '1' to																	
			NotLatched	0								ria ha				net													
			Latched	1								ria ha																	
b	RW	PIN27										us on v			PIN	27	has ı	met	crit	eria	set	in	PIN_	.CN	F27.	SEN:	SE re	egiste	•
				_								e '1' to																	
			NotLatched	0								ria ha				net													
	514	DINIO	Latched	1								ria ha				20							DINI	CN 1	520	CEN			
С	RW	PIN28										us on v			PIN	28	nas i	met	criti	eria	set	ın	PIN_	.CN	F28.	SEN:	SE re	egiste	
			Notlatabad	0								e '1' to				+													
			NotLatched	0								ria ha ria ha				net													
d	D\A/	DINIO	Latched	1												20	hac .	~~ ~+	orit	o ri o	cot	in	DINI	CN	F20	CEN	C	aista.	
d	RW	PIN29										us on v e '1' to			PIN	29	ild5 i	net	CITU	eria	set	m	PIIN_	CIN	F29.	SEIN.	SE I	giste	•
			NotLatched	0								e i u ria ha			on n	nat													
			Latched	1								ria na				iiet													
e	RW	PIN30	Laterieu	_								us on v				30	has i	met	crite	eria	set	in	PIN	CN	F30	SEN	SF re	giste	
C	11.00	111430										e '1' to			1 114	30	1143 1	iici	CITO	CITA	300		· ··· · _	CIV	1 30.	JLIV	JL 10	.gistc	
			NotLatched	0								ria ha			en n	net													
			Latched	1								ria ha																	
f	RW	PIN31		_								us on v				31	has i	met	crite	eria	set	in	PIN	CN	F31	SEN'	SE re	giste	
												e '1' to											_					J	
			NotLatched	0								ria ha			en n	net													
			Latched	1								ria ha																	

6.9.2.9 DETECTMODE

Address offset: 0x524

Select between default DETECT signal behavior and LDETECT mode



Bit nu	ımber			31 30 29	9 28 27	26 25	24 2	3 22	21 20	0 19	18 1	.7 16	15 1	.4 13	12 1	11 10	9	8 .	7 6	5	4	3 2	1	0
ID																								Α
Reset	0x000	00000		0 0 0	0 0	0 0	0 (0 0	0 0	0	0	0 0	0 (0 0	0	0 0	0	0 (0	0	0	0 0	0	0
ID																								
Α	RW	DETECTMODE					S	elect	betw	/een	defa	ult D	ETEC	T sig	nal b	ehav	ior a	nd L	DET	ECT	mo	de		
			Default	0			D	ETEC	T dire	ectly	coni	necte	d to	PIN I	DETE	CT si	gnals							
			LDETECT	1			U	Jse th	e lato	ched	LDE	TECT	beha	vior										

6.9.2.10 PIN_CNF[0]

Address offset: 0x700

Configuration of GPIO pins

Bit nu	ımber			31	30 2	9 28	27	26 2	5 24	4 23	22	2 23	1 20) 1	9 18	8 1	7 1	6 1	5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2 1	0
ID																E	Ξ (=					D	D	D					C (C E	3 A
Reset	t 0x000	00002		0	0 0	0	0	0 (0 0	0	0	0	0	(0 0) () () () () () (0	0	0	0	0	0	0	0	0 (0 1	0
Α	RW	DIR								Pin	n di	irec	tio	n. :	Sam	ne p	ohy	sica	l re	gis	ter	as C	DIR I	regi	ster							
			Input	0						Со	nfi	gur	e p	in	as a	n i	npı	ıt p	in													
			Output	1						Со	nfi	gur	e p	in	as a	n c	out	out	pin													
В	RW	INPUT								Со	nn	ect	or	dis	con	ne	ct i	npı	it b	uffe	er											
			Connect	0						Со	nn	ect	inp	out	buf	ffer																
			Disconnect	1						Dis	sco	nn	ect	inp	out l	but	fer															
С	RW	PULL								Pu	II c	ont	figu	rat	tion																	
			Disabled	0						No	рι	ull																				
			Pulldown	1						Pu	ll d	low	n o	n p	pin																	
			Pullup	3						Pu	ll u	ıp c	n p	in																		
D	RW	DRIVE								Dri	ive	со	nfig	gur	atio	n																
			S0S1	0						Sta	and	dard	'0' b	', s	tand	dar	d '1	L'														
			H0S1	1						Hig	gh	driv	ve '(0',	star	nda	ırd	'1'														
			S0H1	2						Sta	and	dard	'0' b	', h	igh	dri	ive	'1'														
			H0H1	3						Hig	gh	driv	ve '(0',	high	n 'c	lriv	e '1	"													
			DOS1	4						Dis	sco	nn	ect	'0'	star	nda	ard	'1'	(no	rma	ally	use	d fo	or w	ire	d-or	coı	nne	ctio	ns)		
			D0H1	5						Dis	sco	nn	ect	'0'	, hig	gh d	driv	e '1	.' (r	orr	nal	ly u	sed	for	wir	ed-	or c	onr	necti	ons)	
			SOD1	6						Sta	and	dard	'0' b	'. d	lisco	nr	ect	'1'	(no	rm	ally	/ use	ed f	or v	vire	d-a	nd o	con	nect	ion	s)	
			H0D1	7						Hig	gh	driv	ve '(0',	disc	on	ne	ct '1	.' (r	orr	nal	ly u	sed	for	wir	ed-	and	со	nne	tio	ıs)	
Е	RW	SENSE								Pin	ı se	ens	ing	me	echa	ani	sm															
			Disabled	0						Dis	sab	oled	ł																			
			High	2						Sei	nse	e fo	r hi	igh	leve	el																
			Low	3						Sei	nse	e fo	r lo	w	leve	el																

6.9.2.11 PIN_CNF[1]

Address offset: 0x704

Configuration of GPIO pins

Bit no	umber			31 30	29 2	8 27	26 2	25 24	4 23	22	21 2	0 19	9 18	17	16	l5 1	4 1	3 12	11	10	9	8	7	6	5	4	3 2	1	0
ID														Ε	Е					D	D	D					C C	В	Α
Rese	t 0x000	00002		0 0	0 (0 0	0	0 0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	1	0
ID																													
Α	RW	DIR							Pir	dir	ectio	n. S	am	e ph	ysic	al re	gist	er a	s DI	R re	egis	ter							
			Input	0					Со	nfig	ure	oin a	as ai	n inp	out p	oin													
			Output	1					Со	nfig	ure	oin a	is ai	ı ou	tput	pin													





Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E DDD CCBA
Reset	t 0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.12 PIN_CNF[2]

Address offset: 0x708

Configuration of GPIO pins

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E DDD CCBA
Reset	0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)





Bit nu	mber			31 3	0 29	28	27 2	26 25	5 24	23 2	22 2	1 20	19	18	17	16 1	.5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 :	2 :	1 0
ID															Ε	Е					D	D	D					C (2 1	ВА
Reset	0x0000	00002		0 (0 0	0	0	0 0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 () :	1 0
ID																														
E	RW	SENSE								Pin	sens	ing r	med	han	ism	1														
			Disabled	0						Disa	ble	d																		
			High	2						Sen	se fo	or hig	gh le	evel																
			Low	3						Sen	se fo	or lov	w le	vel																

6.9.2.13 PIN_CNF[3]

Address offset: 0x70C

Configuration of GPIO pins

Bit nu	ımber			31	30 29	28 27	7 26	5 25 2	24 2	23 2	2 2	21 20	0 1	.9 18	8 1	7 1	6 1	5 1	4 1	3 1	.2 1	1 10	9	8	7	6	5	4	3	2 :	L 0
ID																E I						D	D	D					C (C I	3 A
Reset	0x000	00002		0	0 0	0 0	0	0	0 (0 (0 (0 0)	0 0) (0 () () () ()	0 (0	0	0	0	0	0	0	0 (0 :	١ ٥
Α	RW	DIR							Р	Pin c	dire	ectio	n.	Sam	ne	ohy	sica	l re	gis	ter	as I	DIR	regi	ster	•						
			Input	0					C	Conf	figu	ıre p	oin	as a	ın i	npı	ıt p	in													
			Output	1					C	Conf	figu	ıre p	oin	as a	ın d	out	out	pin													
В	RW	INPUT							C	Conr	nec	t or	di	scon	ne	ct i	npu	t b	uffe	er											
			Connect	0					C	Conr	nec	t in	put	t buf	ffe	r															
			Disconnect	1					C	Disc	onr	nect	in	put l	bu	ffer															
С	RW	PULL							Р	Pull	cor	nfigu	ıra	tion																	
			Disabled	0					١	No p	oull																				
			Pulldown	1					P	Pull	dov	wn c	on	pin																	
			Pullup	3					Р	Pull	up	on p	pin																		
D	RW	DRIVE							C	Drive	e co	onfi	gui	atio	n																
			S0S1	0					S	Stan	daı	rd '0)', s	tano	daı	'd ':	L '														
			H0S1	1					H	High	dr	ive '	'0',	star	nda	ard	'1'														
			S0H1	2					S	Stan	daı	rd '0)', ł	nigh	dr	ive	'1'														
			H0H1	3					H	High	dr	ive '	'0',	high	h 'd	lriv	e '1	"													
			DOS1	4					C	Disc	onr	nect	'0	sta	nd	ard	'1'	no	rma	ally	use	ed fo	or w	vire	d-or	coı	nne	ctio	ns)		
			D0H1	5					C	Disc	onr	nect	'0	, hig	gh	driv	e '1	' (r	orr	mal	lly u	sed	for	wir	ed-	or c	onr	necti	ons	5)	
			SOD1	6					S	Stan	daı	rd '0)'. c	disco	onr	ect	'1'	(no	rm	all	y us	ed f	or v	vire	d-a	nd o	con	nect	ion	s)	
			H0D1	7					H	High	dr	ive '	'0',	disc	cor	ne	t '1	' (r	orr	mal	lly u	sed	for	wir	ed-	and	со	nne	tio	ns)	
E	RW	SENSE							P	Pin s	en	sing	m	echa	ani	sm															
			Disabled	0					C	Disa	ble	d																			
			High	2					S	Sens	e f	or h	igh	lev	el																
			Low	3					S	Sens	e f	or lo	ow	leve	el																

6.9.2.14 PIN_CNF[4]

Address offset: 0x710

Configuration of GPIO pins

Bit nu	ımber			31 3	30 29	28	27 2	26 2	5 2	4 23	3 22	21	20	19	18 1	17 1	6 1	5 14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
ID																ΕI	Ξ				D	D	D				(С	В	Α
Reset	0x000	00002		0	0 0	0	0	0 () (0	0	0	0	0	0	0 (0	0	0	0 (0	0	0	0	0	0	0 (0	1	0
ID																														
Α	RW	DIR								Pi	n d	rect	ion	. Saı	me	phy	sica	l reg	iste	r as l	DIR r	egi	ster							
			Input	0						Co	onfi	gure	pir	n as	an i	npı	ıt pi	n												



Bit nu	mber			31	30	29 2	28 2	7 26	5 25	5 24	- 23	3 2	2 2	1 20	0 19	9 18	8 17	7 1	6 1	5 1	14 1	.3 1	.2 1	11 1	0	9	8	7	6 5	5 4	- 3	2	1	0
ID																	E	E						1)	D	D				С	С	В	Α
Reset	0x000	00002		0	0	0	0 (0 0	0	0	0	(0	0	0	0	0	() ()	0	0	0	0 ()	0	0	0	0 (0	0	0	1	0
ID																																		
			Output	1							Co	onf	igu	re p	in a	as a	n o	utp	out	pir	1													
В	RW	INPUT									Co	onr	ect	or	dis	con	ne	ct i	npu	ıt b	uff	er												
			Connect	0							Co	onr	ect	inp	out	buf	ffer																	
			Disconnect	1							Di	isco	onn	ect	inp	ut l	buf	fer																
С	RW	PULL									Pι	ull (con	figu	ırat	ion																		
			Disabled	0							N	о р	ull																					
			Pulldown	1							Pι	ull (wob	vn c	on p	in																		
			Pullup	3							Pι	ull i	ир с	on p	oin																			
D	RW	DRIVE									D	rive	e co	nfig	gura	atio	n																	
			S0S1	0							St	an	dar	d '0	', st	and	dar	d '1	.'															
			H0S1	1							Hi	igh	dri	ve '	0', s	star	nda	rd '	'1'															
			S0H1	2							St	an	dar	d '0	', hi	igh	dri	ve '	1'															
			H0H1	3							Hi	igh	dri	ve '	0', I	high	n 'd	rive	e '1	"														
			DOS1	4							Di	isco	onn	ect	'0'	staı	nda	rd	'1' ((nc	rm	ally	us	ed f	or	wi	ed-	or o	conr	nect	ions	5)		
			D0H1	5							Di	isco	onn	ect	'0',	hig	gh d	lriv	e '1	.' (ı	nor	mal	lyι	ısed	l fc	r v	vire	d-o	r co	nne	ctio	ns)		
			SOD1	6							St	an	dar	d '0	'. d	isco	nn	ect	'1'	(n	orn	all	/ us	ed	for	w	red	-an	d co	nne	ectio	ns)		
			H0D1	7							Hi	igh	dri	ve '	0',	disc	on	nec	t '1	.' (ı	nor	mal	lyι	ısed	l fc	r v	vire	d-a	nd c	onr	ecti	ons	5)	
E	RW	SENSE									Pi	n s	ens	ing	me	cha	anis	m																
			Disabled	0							Di	isal	oled	t																				
			High	2							Se	ens	e fo	r h	igh	lev	el																	
			Low	3							Se	ens	e fo	or Ic	w I	eve	el																	

6.9.2.15 PIN_CNF[5]

Address offset: 0x714

Configuration of GPIO pins

Bit nu	mber			31	30 2	9 2	8 27	26	5 25	5 24	- 23	22	2 2	1 20	0 1	9 1	8 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
ID																	Е	Ε						D	D	D					С	СІ	ВА
Reset	0x000	00002		0	0	0 (0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 :	1 0
ID																																	
Α	RW	DIR									Pir	n di	ire	ctio	n.	Sam	ne p	hys	ical	reg	iste	r as	DIF	R re	gis	ter							
			Input	0							Со	nfi	gui	re p	in	as a	n ir	ıpu	t pir	1													
			Output	1							Со	nfi	gui	re p	in	as a	n o	utp	ut p	in													
В	RW	INPUT									Со	nn	ect	or	dis	cor	ne	t ir	put	bu	ffer												
			Connect	0							Со	nn	ect	inp	out	bu	ffer																
			Disconnect	1							Di	sco	nn	ect	inį	out	buf	fer															
С	RW	PULL									Pu	II c	on	figu	ırat	tion																	
			Disabled	0							No	рι	الد																				
			Pulldown	1							Pu	ll d	low	n c	n	pin																	
			Pullup	3							Pu	ll u	р	on p	oin																		
D	RW	DRIVE									Dr	ive	со	nfig	gur	atio	n																
			S0S1	0							Sta	and	lar	d '0	', s	tan	dar	1'1	1														
			H0S1	1							Hi	gh (dri	ve '	0',	staı	nda	rd '	1'														
			S0H1	2							Sta	and	lar	d '0	', h	igh	dri	/e ':	1'														
			H0H1	3							Hi	gh (dri	ve '	0',	hig	n 'd	rive	'1"														
			DOS1	4							Di	sco	nn	ect	'0'	sta	nda	rd '	1' (ı	norr	mal	ly us	ed	for	wi	red-	or	con	ine	ctio	ns)		
			D0H1	5							Di	sco	nn	ect	'0'	, hig	gh d	rive	'1'	(no	rm	ally	use	d fo	or v	wire	d-c	or co	onn	ect	ons	5)	
			SOD1	6							Sta	and	lar	d '0	'. c	lisco	nn	ect	'1' (nor	ma	lly u	sed	fo	w	ired	l-ar	nd c	oni	nect	ion	s)	





Bit nu	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E E D D D C C B A
Reset	t 0x00000002		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW SENSE			Pin sensing mechanism
		Disabled	0	Disabled
		High	2	Sense for high level
		Low	3	Sense for low level

6.9.2.16 PIN_CNF[6]

Address offset: 0x718

Configuration of GPIO pins

Bit nu	umber			31	30	29 2	8 27	26	25 2	4 23	22	21	20	1	9 1	8 1	7 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																	Ε	E						D	D	D					С	С	ВА
Rese	t 0x000	00002		0	0	0 (0 0	0	0 (0	0	0	0	C) () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 0
Α	RW	DIR								Pin	ı di	rect	tior	n. S	Sam	ne	phy	/sic	al ı	egi	ste	r as	DI	R re	gis	ter							
			Input	0						Со	nfig	gure	e pi	in	as a	ın i	np	ut p	oin														
			Output	1						Со	nfig	gure	e pi	in	as a	ın d	out	put	: pi	n													
В	RW	INPUT								Со	nne	ect (or (dis	con	ne	ct	inp	ut	buf	fer												
			Connect	0						Со	nne	ect i	inp	ut	but	ffe	r																
			Disconnect	1						Dis	coi	nne	ct i	inp	out	bu	ffe	r															
С	RW	PULL								Pu	II co	onfi	igui	rat	ion																		
			Disabled	0						No	pu	ıll																					
			Pulldown	1						Pul	ll d	owr	n oı	n p	oin																		
			Pullup	3						Pul	II u	p oi	n pi	in																			
D	RW	DRIVE								Dri	ive	con	nfig	ur	atio	n																	
			S0S1	0						Sta	nd	lard	'0'	, s	tan	daı	rd '	1'															
			H0S1	1						Hig	gh c	driv	e 'C	ט',	star	nda	ard	'1'															
			S0H1	2						Sta	nd	lard	'0'	, h	igh	dr	ive	'1'															
			H0H1	3						Hig	gh c	driv	e '0	ט',	higl	h 'd	driv	/e ':	1''														
			D0S1	4						Dis	coı	nne	ct '	'0'	sta	nd	ard	l '1'	(n	orn	nall	y us	sed	for	wi	red	or	con	ne	ctio	ns)		
			D0H1	5						Dis	coi	nne	ct '	'0',	, hig	gh	dri	ve '	1'	noi	ma	lly	use	ed f	or v	wire	d-c	or co	onn	ecti	ons	5)	
			SOD1	6						Sta	nd	lard	'0'	. d	isco	onr	nec	t '1	' (r	orr	nal	ly u	sec	d fo	r w	irec	l-ar	nd c	oni	nect	ion	s)	
			H0D1	7						Hig	gh c	driv	e 'C	ט',	disc	cor	ne	ct '	1'	noi	ma	lly	use	ed f	or۱	wire	d-a	ınd	cor	nnec	tio	ns)	
E	RW	SENSE								Pin	ı se	ensir	ng i	me	echa	ani	sm	ı															
			Disabled	0						Dis	ab	led																					
			High	2						Ser	nse	for	· hi	gh	lev	el																	
			Low	3						Ser	nse	for	·lo	w	leve	el																	

6.9.2.17 PIN_CNF[7]

Address offset: 0x71C

Configuration of GPIO pins

^	RW DIR		Pin direction. S	ame nhv	sical re	gister a	c DIR i	ωσίο	tor					
ID														
Reset	t 0x00000002	0 0 0 0 0 0	0000000	0 0	0 0	0 0	0 0	0	0 (0	0	0 0	0	1 0
ID				E	E		D	D	D			C	С	В А
Bit nu	umber	31 30 29 28 27 26	5 25 24 23 22 21 20 19	18 17 1	.6 15 1	4 13 12	11 10	9	8 7	' 6	5	4 3	2	1 0

4413_417 v1.11 353

Pin direction. Same physical register as DIR register



Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Reset	0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			SOS1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
Е	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.18 PIN_CNF[8]

Address offset: 0x720

Configuration of GPIO pins

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Reset	0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)





Rit nı	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.19 PIN_CNF[9]

Address offset: 0x724
Configuration of GPIO pins

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Reset	0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			SOH1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.20 PIN_CNF[10]

Address offset: 0x728

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.21 PIN_CNF[11]

Address offset: 0x72C

Configuration of GPIO pins

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
ID					E E D D D C C B A														
Reset	t 0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
ID																			
Α	RW	DIR			Pin direction. Same physical register as DIR register														
			Input	0	Configure pin as an input pin														
			Output	1	Configure pin as an output pin														
В	RW	INPUT			Connect or disconnect input buffer														
			Connect	0	Connect input buffer														
			Disconnect	1	Disconnect input buffer														
С	RW	PULL			Pull configuration														
			Disabled	0	No pull														
			Pulldown	1	Pull down on pin														
			Pullup	3	Pull up on pin														
D	RW	DRIVE			Drive configuration														
			S0S1	0	Standard '0', standard '1'														
			H0S1	1	High drive '0', standard '1'														
			S0H1	2	Standard '0', high drive '1'														
			H0H1	3	High drive '0', high 'drive '1"														
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)														



Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
ID		E E DDD CCBA													
Reset 0x00000002	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
ID R/W Field Value ID		Description													
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)													
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)													
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)													
E RW SENSE		Pin sensing mechanism													
Disabled	0	Disabled													
High	2	Sense for high level													
Low	3	Sense for low level													

6.9.2.22 PIN_CNF[12]

Address offset: 0x730

Configuration of GPIO pins

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			DOS1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
Е	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.23 PIN_CNF[13]

Address offset: 0x734

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.24 PIN_CNF[14]

Address offset: 0x738

Configuration of GPIO pins

E E D D D C C B A
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
. Same physical register as DIR register
n as an input pin
n as an output pin
isconnect input buffer
ut buffer
nput buffer
ation
pin
n
ıration
standard '1'
', standard '1'
high drive '1'
', high 'drive '1"
o' standard '1' (normally used for wired-or connections)
יו יו יו



Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
ID		E E DDD CCBA													
Reset 0x00000002	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
ID R/W Field Value ID		Description													
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)													
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)													
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)													
E RW SENSE		Pin sensing mechanism													
Disabled	0	Disabled													
High	2	Sense for high level													
Low	3	Sense for low level													

6.9.2.25 PIN_CNF[15]

Address offset: 0x73C

Configuration of GPIO pins

Rit nı	umber			31	30.2	9 28	3 27 :	26.1	25 24	1 23	23	2 2	21 2	0	19	18	17	16	5 1 9	5 1	4 1	3 1	12 1	1.1	10	9	8	7	6	5	4	3	2	1	0
ID	amber				30 2	.5 20	, , ,	20 2	_5 _	1 23						10		E		_					D	_	_	_			_	Ξ.	C	_	÷
	t 0x000	00003		0			0	_			_			_	_	^						_	_					_	0	^	_				
						, ,		•	0 0						U	U	U	Ū	U		, '	J		U	U	U	•	U	Ü	U	Ü	U	U	_	U
ID		Field	Value ID	Val	ue								tior		_									D.10											
Α	RW	DIR		_									ectio					•			gıs	ter	as	DIR	re	gıs	ter								
			Input	0								-	ıre p						•																
			Output	1								_	ıre p						_																
В	RW	INPUT											ct or					t ir	pu ⁻	t b	uff	er													
			Connect	0									t in																						
			Disconnect	1						Di	sco	nr	nect	t in	ıpu	t b	uff	er																	
С	RW	PULL								Pu	II c	or	nfigi	ura	tic	n																			
			Disabled	0						No	р	ull																							
			Pulldown	1						Pu	II c	ob	wn	on	piı	n																			
			Pullup	3						Pu	IIι	ıр	on	pir	1																				
D	RW	DRIVE								Dr	ive	c	onfi	gu	rat	ion																			
			S0S1	0						Sta	anc	daı	rd 'C	י, 'כ	sta	nda	ard	'1																	
			H0S1	1						Hi	gh	dr	ive	'0'	, st	and	dar	d ':	1'																
			S0H1	2						Sta	anc	daı	rd '0	ט',	hig	h d	riv	e ':	1'																
			H0H1	3						Hi	gh	dr	ive	'0'	, hi	igh	'dr	ive	'1'																
			D0S1	4						Di	sco	nr	nect	t '0)' st	tan	dar	d'	1' (no	rm	ally	us	ed	for	wi	red	-or	cor	ne	ctic	ns)			
			D0H1	5						Di	sco	nr	nect	t '0)',	nigh	ı dı	ive	1'	' (r	or	ma	lly t	ıse	d fo	or v	vire	d-d	or c	onr	nect	ion	s)		
			SOD1	6						Sta	anc	daı	rd '(ס'.	dis	cor	ne	ct	'1'	(nc	rm	all	y us	ed	for	w	ired	l-ar	nd c	on	nec	tior	ıs)		
			H0D1	7						Hi	gh	dr	ive	'0'	, di	isco	nn	ec	t '1	' (r	or	ma	lly ι	ıse	d fo	or۱	vire	d-a	and	COI	nne	ctic	ns))	
E	RW	SENSE								Pir	1 S	en	sing	g m	nec	har	nisi	n																	
			Disabled	0						Di	sab	ole	d																						
			High	2						Se	nse	e f	or h	nigl	h le	eve	ı																		
			Low	3						Se	nse	e f	or lo	ow	le	vel																			

6.9.2.26 PIN_CNF[16]

Address offset: 0x740

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.27 PIN_CNF[17]

Address offset: 0x744
Configuration of GPIO pins

																																		ė
Bit nu	ımber			31	30 2	9 28	8 27	26	25 2	4 2	2 2	22 :	21 2	20	19	18	17	16	15	14 :	L3 :	12 :	11 :	10	9	8	7	6	5	4	3	2	1	0
ID																	Ε	Е						D	D	D					С	С	В	A
Reset	0x000	00002		0	0 0	0	0	0	0 () (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Α	RW	DIR								Р	in (dir	ecti	on.	Sa	me	ph	ysic	al r	egis	ter	as	DIF	R re	gis	ter								
			Input	0						C	on	fig	ure	pin	as	an	inp	ut į	oin															
			Output	1						C	on	fig	ure	pin	as	an	ou	tpu	t pi	n														
В	RW	INPUT								C	on	ne	ct o	r di	isco	nn	ect	inp	ut	buff	er													
			Connect	0						C	on	ne	ct ir	npu	t b	uffe	er																	
			Disconnect	1						Disconnect input buffer																								
С	RW	PULL								Р	ull	со	nfig	ura	itio	n																		
			Disabled	0						Ν	lo p	oul	II																					
			Pulldown	1						Р	ull	do	wn	on	pir	1																		
			Pullup	3						Р	ull	up	on	pir	1																			
D	RW	DRIVE								D	riv	e c	conf	igu	rati	ion																		
			SOS1	0						S	tan	nda	ard '	0',	staı	nda	rd	'1'																
			HOS1	1						Н	ligh	n d	rive	'0'	, sta	and	larc	1'1'																
			S0H1	2						S	tan	nda	ard '	0',	hig	h d	rive	e '1'																
			H0H1	3						Н	ligh	n d	rive	'0'	, hi	gh '	'dri	ve '	1"															
			D0S1	4						D	isc	on	nec	t '0)' st	and	dar	d '1'	(n	orm	ally	/ us	ed	for	wi	red-	or	con	ne	ctio	ns)			



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E E D D D C C B A
Reset 0x00000002	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID R/W Field Value ID		Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

6.9.2.28 PIN_CNF[18]

Address offset: 0x748

Configuration of GPIO pins

Rit nı	umber			31	30.2	9 28	3 27 :	26.1	25 24	1 23	23	2 2	21 2	0	19	18	17	16	5 1 9	5 1	4 1	3 1	12 1	1.1	10	9	8	7	6	5	4	3	2	1	0
ID	amber				30 2	.5 20	, , ,	20 2	_5 _	1 23						10		E		_					D	_	_	_			_	_	C	-	÷
	t 0x000	00003		0			0	_			_			_	_	^						_	_					_	0	^	_				
		Field	Value ID	Val		J U	U	U	U						U	U	U	U	U		,	J	U	U	U	U	U	U	U	U	U	U	U	_	U
ID			value ID	Val	ue								tior		_									D.10											
Α	RW	DIR		_									ectio					•			gıs	ter	as	DIR	re	gıs	ter								
			Input	0								-	ıre p						•																
			Output	1								_	ıre p						_																
В	RW	INPUT											ct or					t ir	pu ⁻	t b	uff	er													
			Connect	0									t in																						
			Disconnect	1						Di	sco	nr	nect	t in	ıpu	t b	uff	er																	
С	RW	PULL								Pu	II c	or	nfigi	ura	tic	n																			
			Disabled	0						No	р	ull																							
			Pulldown	1						Pu	II c	ob	wn	on	piı	n																			
			Pullup	3						Pu	IIι	ıр	on	pir	1																				
D	RW	DRIVE								Dr	ive	c	onfi	gu	rat	ion																			
			S0S1	0						Sta	anc	daı	rd 'C	י, 'כ	sta	nda	ard	'1																	
			H0S1	1						Hi	gh	dr	ive	'0'	, st	and	dar	d ':	1'																
			S0H1	2						Sta	anc	daı	rd '0	ט',	hig	h d	riv	e ':	1'																
			H0H1	3						Hi	gh	dr	ive	'0'	, hi	igh	'dr	ive	'1'																
			D0S1	4						Di	sco	nr	nect	t '0)' st	tan	dar	d'	1' (no	rm	ally	us	ed	for	wi	red	or	cor	nne	ctio	ons)		
			D0H1	5						Di	sco	nr	nect	t '0)',	nigh	ı dı	ive	1'	' (r	or	ma	lly t	ıse	d fo	or v	vire	d-d	or c	oni	nec	tior	ıs)		
			SOD1	6						Sta	anc	daı	rd '(ס'.	dis	cor	ne	ct	'1'	(nc	rm	all	y us	ed	for	w	irec	l-ar	nd c	on	nec	tio	าร)		
			H0D1	7						Hi	gh	dr	ive	'0'	, di	isco	nn	ec	t '1	' (r	or	ma	lly ι	ıse	d fo	or۱	vire	d-a	and	со	nne	ctio	ons))	
E	RW	SENSE								Pir	า ร	en	sing	g m	nec	har	nisi	n																	
			Disabled	0						Di	sab	ole	d																						
			High	2						Se	nse	e f	or h	nigl	h le	eve	ı																		
			Low	3						Se	nse	e f	or lo	ow	le	vel																			

6.9.2.29 PIN_CNF[19]

Address offset: 0x74C

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.30 PIN_CNF[20]

Address offset: 0x750
Configuration of GPIO pins

Bit nu	umber			31	30 2	9 28	3 27	26	25 2	4 2	23 2	2 2	21 20	0 1	9 1	3 17	16	15	14	13	12 1	.1 1	.0 9	8	7	6	5	4	3	2 :	1 0
ID																Ε	Ε					ı	D D	D					С	C I	3 A
Reset	t 0x000	00002		0	0 0	0	0	0	0 ()	0 (0 (0 0) (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 :	1 0
ID																															
Α	RW	DIR								F	in c	dire	ctio	n. S	Sam	е р	hysi	cal	regi	ste	r as	DIR	regi	ste	-						
			Input	0						(Conf	figu	ıre p	oin :	as a	n in	put	pir	1												
			Output	1						(Conf	figu	ıre p	in	as a	n o	utpı	ıt p	in												
В	RW	INPUT								(Coni	nec	t or	dis	con	nec	t in	put	buf	fer											
			Connect	0						(Coni	nec	t in	put	but	fer															
			Disconnect	1						[Disc	onr	nect	inp	out	buff	er														
С	RW	PULL								F	ull	cor	nfigu	ırat	ion																
			Disabled	0						١	No p	oull																			
			Pulldown	1						F	ull	dov	wn c	on p	oin																
			Pullup	3						F	ull	up	on p	oin																	
D	RW	DRIVE								[Driv	e co	onfi	gur	atio	n															
			S0S1	0						5	tan	dar	rd '0)', s	tan	dard	i '1'														
			H0S1	1						F	ligh	dri	ive '	0',	star	ndaı	'd '1	.'													
			S0H1	2						5	tan	dar	rd '0)', h	igh	driv	/e '1														
			H0H1	3						H	ligh	dr	ive '	0',	higl	ı 'dı	rive	'1"													
			DOS1	4						[Disc	onr	nect	'0'	sta	nda	rd ':	L' (r	orn	nall	y us	ed 1	for w	ire	d-or	cor	nne	ctio	ns)		



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E E D D D C C B A
Reset 0x00000002	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID R/W Field Value ID		Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

6.9.2.31 PIN_CNF[21]

Address offset: 0x754

Configuration of GPIO pins

Bit no	umber			31	30 2	29 28	8 27	26 2	5 24	23	22	21	20	19	9 18	3 1	7	16 :	.5	14 :	13 :	12 1	1	10	9	8	7	6	5	4 3	3 2	2	1 0
ID																E		Ε						D	D	D				(0 0) I	ВА
Rese	t 0x000	00002		0	0	0 0	0 0	0 (0 0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) :	1 0
Α	RW	DIR								Pin	dir	rect	ion	ı. S	Sam	e p	oh	/sic	al r	egis	ter	as	DIF	R re	gist	er							
			Input	0						Cor	nfig	gure	e pi	n a	as a	n i	np	ut p	in														
			Output	1						Cor	nfig	gure	pi	n a	as a	n c	ut	put	pi	n													
В	RW	INPUT								Cor	nne	ect o	or c	dis	con	ne	ct	inp	ut l	ouff	er												
			Connect	0						Cor	nne	ect i	npı	ut	buf	fer	-																
			Disconnect	1						Dis	cor	nne	ct i	np	ut k	but	ffe	r															
С	RW	PULL								Pul	l cc	onfi	gur	ati	ion																		
			Disabled	0						No	pu	ıll																					
			Pulldown	1						Pul	l do	owr	n or	n p	in																		
			Pullup	3						Pul	l u	p or	n pi	n																			
D	RW	DRIVE								Dri	ve	con	figu	ura	atio	n																	
			S0S1	0						Sta	nda	ard	'0',	st	and	dar	d'	1'															
			H0S1	1						Hig	h c	drive	e '0	١, ٩	stan	nda	rd	'1'															
			S0H1	2						Sta	nda	ard	'0',	, hi	igh	dri	ive	'1'															
			H0H1	3						Hig	h c	drive	e '0	', ł	high	n 'c	Iriv	/e ':	L''														
			DOS1	4						Dis	cor	nne	ct '	0':	star	nda	arc	l '1'	(no	orm	ally	us)	ed	for	wir	ed-	or (con	nec	tior	ıs)		
			D0H1	5						Dis	cor	nne	ct '	0',	hig	gh d	dri	ve '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	o-b	r co	nn	ecti	ons)	
			SOD1	6						Sta	nda	ard	'0'.	di	isco	nr	ec	t '1	(n	orn	nall	y us	sed	for	wi	red	an	d co	onn	ecti	ons	5)	
			H0D1	7						Hig	h c	drive	e '0	۱, ر	disc	on	ne	ct '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	d-a	nd o	con	nec	tior	ıs)	
E	RW	SENSE								Pin	se	nsir	ng r	ne	cha	ani	sm	ı															
			Disabled	0						Dis	abl	led																					
			High	2						Ser	ıse	for	hig	gh	leve	el																	
			Low	3						Sen	ıse	for	lov	νl	eve	ŀ																	

6.9.2.32 PIN_CNF[22]

Address offset: 0x758

Configuration of GPIO pins



New Field Value Value Value Value Pescription Pin direction. Same physical register as DIR register Pin direction. Same physical register																															
New Field Value Value Value Value Pescription Pin direction. Same physical register as DIR register Pin direction. Same physical register	Bit nu	ımber			31	30 29	28 2	27 26	25 24	1 23	22	21	20	19	18	17	16	15	14 :	13 :	12 1:	1 10	9	8	7	6	5	4	3	2 1	L 0
RW DIR	ID															Ε	Ε					D	D	D					С	C E	3 A
RW DIR Input 0 Configure pin as an input pin Output 1 Configure pin as an output pin Connect O Connect or disconnect input buffer Disconnect Disconnect input buffer Disconnect Disconnect input buffer Disconnect Disconnect input buffer Disconnect input buffer Disconnect Disconnect input buffer Pull configuration No pull Pull down on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup Drive configuration Drive configuration SoS1 O Standard '0', standard '1' HOS1 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' HOH1 3 High drive '0', high drive '1' DOS1 4 Disconnect '0', high drive '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-and connections) SOD1 6 Standard '0', disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Pin sensin	Reset	0x000	00002		0	0 0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 1	L O
Input 0 Configure pin as an input pin Output 1 Configure pin as an output pin Connect of disconnect input buffer Connect 0 Disconnect input buffer Disconnect 1 Disconnect input buffer Pull configuration Disabled 0 No pull Pulldown 1 Pull down on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup 1 High drive '0', standard '1' HOS1 1 High drive '0', standard '1' HOH1 3 High drive '0', high drive '1'' Disconnect '0' standard '1' (normally used for wired-or connections) DOS1 4 Disconnect '0', high drive '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled Disabled Disabled																															
RW INPUT Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect Connect input buffer Pull configuration No pull Pulldown Pullup RW DRIVE RW DRIVE SoS1 FOS1 FOS1 FOS1 FOS1 FOS1 FOS1 FOS1 FO	Α	RW	DIR							Pin	dir	ecti	ion.	. Sa	ame	ph	nysio	cal ı	egis	ster	as D) IR	egi	ster							
Connect or disconnect input buffer Connect Disconnect Drive configuration Drive configuration Sossi Disconnect Drive configuration Sossi Disconnect Drive configuration Sossi Disconnect Drive configuration Standard '0', standard '1' Hobsi Hobsi Disconnect Disconnec				Input	0					Cor	nfig	ure	pir	ı as	s an	in	put	pin													
Connect Disconnect 1 Disconnect input buffer Pull configuration Pull down on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup 3 Standard '0', standard '1' H051 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high drive '1' H0H1 3 Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) High drive '0', disconnect '1' (normally used for wired-and connections) High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled O Disabled				Output	1					Cor	nfig	ure	pir	ı as	s an	οι	itpu	t pi	n												
Disconnect 1 Disconnect input buffer Pull configuration Pull down on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup 3 Pull up on pin Pullup 3 Standard '0', standard '1' HOS1 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' HOH1 3 High drive '0', high drive '1' DOS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Fin sensing mechanism Disabled Disconnect input buffer Pull configuration Pull down on pin Pull down on p	В	RW	INPUT							Cor	nne	ct o	or d	isc	onn	ect	t inp	out	buff	er											
Pull configuration Disabled 0 No pull Pull down on pin Pullup 3 Pull up on pin Pullup 0 Standard '0', standard '1' HOS1 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' HOH1 3 High drive '0', high 'drive '1'' Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) SOD1 6 Standard '0', disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Disabled 0 Disabled				Connect	0					Cor	nne	ct ii	npu	ıt b	ouff	er															
Disabled 0 No pull Pulldown 1 Pull down on pin Pullup 3 Pull up on pin Pull up on pin Pull up on pin Drive configuration SoS1 0 Standard '0', standard '1' HoS1 1 High drive '0', standard '1' SoH1 2 Standard '0', high drive '1' HOH1 3 High drive '0', high drive '1' HOH1 3 High drive '0', high drive '1' DoS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled Disabled O Disabled				Disconnect	1					Dis	con	nec	ct ir	ıρι	ıt b	uffe	er														
Pulldown 1 Pull down on pin Pullup 3 Pull up on pin Pullup 0 Standard '0', standard '1' H0S1 1 High drive '0', standard '1' S0H1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1" D0S1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled Disabled Disabled	С	RW	PULL							Pul	l co	nfig	gura	atio	on																
Pullup 3 Pull up on pin Prive configuration Sos1 0 Standard '0', standard '1' Hos1 1 High drive '0', standard '1' SoH1 2 Standard '0', high drive '1' HoH1 3 High drive '0', high 'drive '1'' Dos1 4 Disconnect '0' standard '1' (normally used for wired-or connections) DoH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) HoD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Disabled Disabled Disabled				Disabled	0					No	pul	II																			
Drive configuration SOS1 0 Standard '0', standard '1' HOS1 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' HOH1 3 High drive '0', high 'drive '1'' DOS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled 0 Disabled				Pulldown	1					Pul	l do	wn	on	pi	n																
SOS1 0 Standard '0', standard '1' H0S1 1 High drive '0', standard '1' SOH1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1" DOS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) DOH1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Disabled Disabled Disabled				Pullup	3					Pul	l up	on	pir	า																	
H0S1 1 High drive '0', standard '1' S0H1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1" D0S1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled 0 Disabled	D	RW	DRIVE							Driv	ve c	conf	figu	ırat	tion																
SOH1 2 Standard '0', high drive '1' H0H1 3 High drive '0', high 'drive '1" DOS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) Pin sensing mechanism Disabled 0 Disabled				S0S1	0					Sta	nda	ard '	'0',	sta	nda	ard	'1'														
H0H1 3 High drive '0', high 'drive '1" D0S1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Disabled Disabled Disabled				H0S1	1					Hig	h d	rive	e '0'	, s1	tand	dar	d '1														
DOS1 4 Disconnect '0' standard '1' (normally used for wired-or connections) D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Pin sensing mechanism Disabled 0 Disabled				S0H1	2					Sta	nda	ard '	'0',	hig	gh d	riv	e '1														
D0H1 5 Disconnect '0', high drive '1' (normally used for wired-or connections) S0D1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Pin sensing mechanism Disabled 0 Disabled				H0H1	3					Hig	h d	rive	e '0'	, h	igh	'dr	ive '	1"													
SOD1 6 Standard '0'. disconnect '1' (normally used for wired-and connections) HOD1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Pin sensing mechanism Disabled 0 Disabled				D0S1	4					Dis	con	nec	ct 'C)' s	tan	dar	d '1	' (n	orm	ally	use/	d fo	r w	ire	l-or	100	nnec	ctio	ns)		
H0D1 7 High drive '0', disconnect '1' (normally used for wired-and connections) RW SENSE Pin sensing mechanism Disabled 0 Disabled				D0H1	5					Dis	con	nec	ct 'C)', I	high	dr	ive	'1'	nor	ma	lly u	sed	for	wir	ed-c	or c	onn	ect	ions)	
RW SENSE Pin sensing mechanism Disabled 0 Disabled				SOD1	6					Sta	nda	ard '	'0'.	dis	cor	nne	ct ':	L' (r	orn	nall	y use	ed f	or v	vire	d-ar	nd c	onr	ect	ion	s)	
Disabled 0 Disabled				H0D1	7					Hig	h d	rive	e '0'	, d	isco	nn	ect	'1'	nor	ma	lly u	sed	for	wir	ed-a	nd	con	ne	ctio	ns)	
	E	RW	SENSE							Pin	ser	nsin	ıg n	nec	char	nisr	n														
				Disabled	0					Disa	able	ed																			
High 2 Sense for high level				High	2					Sen	ise	for	hig	h l	eve	ı															
Low 3 Sense for low level				Low	3					Sen	ise	for	low	le	vel																

6.9.2.33 PIN_CNF[23]

Address offset: 0x75C
Configuration of GPIO pins

Bit nu	ımber			31	30 2	9 2	8 27	26	25 2	24 :	23 2	22 2	21 2	0 1	9 18	3 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
ID																Ε	Ε						D	D	D				(: с	В	Α
Reset	0x000	00002		0	0 (0	0 0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	1	0
ID											Des																					
Α	RW	DIR								ı	Pin	dire	ctic	n.	Sam	e p	hys	ical	reg	ste	r as	DII	R re	gist	er							
			Input	0						(Con	figu	ıre p	oin	as a	n in	put	t piı	1													
			Output	1						(Con	figu	ıre p	oin	as a	n o	utp	ut p	in													
В	RW	INPUT								(Con	nec	t or	dis	con	nec	t in	put	but	fer												
			Connect	0						(Con	nec	t in	put	buf	fer																
			Disconnect	1						-	Disc	onr	nect	in	out l	ouff	fer															
С	RW	PULL								ı	Pull	cor	nfigu	urat	tion																	
			Disabled	0						١	No	pull																				
			Pulldown	1						ı	Pull	dov	wn d	on _l	pin																	
			Pullup	3						ı	Pull	up	on	pin																		
D	RW	DRIVE								ı	Driv	e co	onfi	gur	atio	n																
			S0S1	0						:	Star	ndar	rd 'C)', s	tano	dard	d '1'															
			H0S1	1						ı	High	n dr	ive	'0',	star	ıdaı	rd ':	1'														
			S0H1	2						:	Star	ndar	rd 'C)', h	igh	driv	/e ':	1'														
			H0H1	3						ı	High	n dr	ive	'0',	high	ı 'dı	rive	'1"														
			D0S1	4						-	Disc	onr	nect	'0'	sta	nda	rd '	1' (1	norr	nall	y us	sed	for	wir	ed-	or	con	nec	tior	s)		



Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E E D D D C C B A
Reset 0x00000002	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID R/W Field Value ID		Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

6.9.2.34 PIN_CNF[24]

Address offset: 0x760

Configuration of GPIO pins

Bit no	umber			31	30 2	29 28	8 27	26 2	5 24	23	22	21	20	19	9 18	3 1	7	16 :	.5	14 :	13 :	12 1	1	10	9	8	7	6	5	4 3	3 2	2	1 0
ID																E		Ε						D	D	D				(0 0) I	ВА
Rese	t 0x000	00002		0	0	0 0	0 0	0 (0 0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) :	1 0
Α	RW	DIR								Pin	dir	rect	ion	ı. S	Sam	e p	oh	/sic	al r	egis	ter	as	DIF	R re	gist	er							
			Input	0						Cor	nfig	gure	e pi	n a	as a	n i	np	ut p	in														
			Output	1						Cor	nfig	gure	pi	n a	as a	n c	ut	put	pi	n													
В	RW	INPUT								Cor	nne	ect o	or c	dis	con	ne	ct	inp	ut l	ouff	er												
			Connect	0						Cor	nne	ect i	npı	ut	buf	fer	-																
			Disconnect	1						Dis	cor	nne	ct i	np	ut k	but	ffe	r															
С	RW	PULL								Pul	l cc	onfi	gur	ati	ion																		
			Disabled	0						No	pu	ıll																					
			Pulldown	1						Pul	l do	owr	n or	n p	in																		
			Pullup	3						Pul	l u	p or	n pi	n																			
D	RW	DRIVE								Dri	ve	con	figu	ura	atio	n																	
			S0S1	0						Sta	nda	ard	'0',	st	and	dar	d'	1'															
			H0S1	1						Hig	h c	drive	e '0	١, ٩	stan	nda	rd	'1'															
			S0H1	2						Sta	nda	ard	'0',	, hi	igh	dri	ive	'1'															
			H0H1	3						Hig	h c	drive	e '0	', ł	high	n 'c	Iriv	/e ':	L''														
			DOS1	4						Dis	cor	nne	ct '	0':	star	nda	arc	l '1'	(no	orm	ally	us)	ed	for	wir	ed-	or (con	nec	tior	ıs)		
			D0H1	5						Dis	cor	nne	ct '	0',	hig	gh d	dri	ve '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	o-b	r co	nn	ecti	ons)	
			SOD1	6						Sta	nda	ard	'0'.	di	isco	nr	ec	t '1	(n	orn	nall	y us	sed	for	wi	red	an	d co	onn	ecti	ons	5)	
			H0D1	7						Hig	h c	drive	e '0	۱, ر	disc	on	ne	ct '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	d-a	nd o	con	nec	tior	ıs)	
E	RW	SENSE								Pin	se	nsir	ng r	ne	cha	ani	sm	ı															
			Disabled	0						Dis	abl	led																					
			High	2						Ser	ıse	for	hig	gh	leve	el																	
			Low	3						Sen	ıse	for	lov	νl	eve	ŀ																	

6.9.2.35 PIN_CNF[25]

Address offset: 0x764

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.36 PIN_CNF[26]

Address offset: 0x768

Configuration of GPIO pins

er			31 3	30 2	29 2	8 27	7 26	5 2	5 24	4 23	3 2	2 2	21 2	0 1	9 1	8 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
																Ε	Ε						D	D	D				C	С	В	Α
00000	0002		0	0	0 (0 0	0	0	0	0) () (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	1	0
W	DIR									Pi	in c	dire	ctic	n. S	Sam	ne p	hys	ical	reg	giste	er a	s D	IR re	egis	ter							
		Input	0							C	onf	figu	ıre p	oin	as a	n ir	pu	t pi	ı													
		Output	1							C	onf	figu	ıre p	oin	as a	n o	utp	ut p	in													
W	INPUT									C	oni	nec	t or	dis	cor	neo	t ir	pu	bu:	ffe	r											
		Connect	0							C	oni	nec	t in	put	bu	ffer																
		Disconnect	1							D	isc	onr	nect	inp	out	buf	er															
W	PULL									Pi	ull	cor	nfigu	ırat	tion																	
		Disabled	0							N	οр	ull																				
		Pulldown	1							Pı	ull	dov	wn d	on p	pin																	
		Pullup	3							Pı	ull	up	on	pin																		
W	DRIVE									D	rive	e co	onfi	gur	atio	n																
		S0S1	0							St	tan	dar	rd 'C)', s	tan	dar	1'1	'														
		H0S1	1							Н	igh	dri	ive	'0',	staı	nda	rd '	1'														
		S0H1	2							St	tan	dar	rd 'C)', h	iigh	driv	/e '	1'														
		H0H1	3							Н	igh	dri	ive	'0',	hig	n 'd	rive	'1'														
		DOS1	4							D	isc	onr	nect	'0'	sta	nda	rd '	1' (nor	mal	lyι	ised	d fo	r wi	red	-or	con	ne	tion	s)		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	00000 W V	W Field W DIR W INPUT	W Field Value ID V DIR Input Output V INPUT Connect Disconnect V PULL Disabled Pulldown Pullup V DRIVE SOS1 HOS1 SOH1 HOH1		None	None	None	None None	March Marc	Note Note	Note Note	Note	W Field Value D Value Descripe W Field Value D Value Descripe W DIR	March Field Value D Value Description Descri	March Field Value Description Description Pin direction.	March Field Value Description Pin direction. Same Input O	March Field Value Description Pin direction. Same page	Note Post Note Post Note Possible Po	Note	Note Pull Note Pull Note Pull No No No No No No No No	No Disconnect No No No No No No No No	No	No	No	No	Residuation Part						


Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E E D D D C C B A
Reset 0x00000002	0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID R/W Field Value ID		Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

6.9.2.37 PIN_CNF[27]

Address offset: 0x76C

Configuration of GPIO pins

Bit no	umber			31	30 2	29 28	8 27	26 2	5 24	23	22	21	20	19	9 18	3 1	7	16 :	.5	14 :	13 :	12 1	1	10	9	8	7	6	5	4 3	3 2	2	1 0
ID																E		Ε						D	D	D				(0 0) I	ВА
Rese	t 0x000	00002		0	0	0 0	0 0	0 (0 0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0 (0) :	1 0
Α	RW	DIR								Pin	dir	rect	ion	ı. S	Sam	e p	oh	/sic	al r	egis	ter	as	DIF	R re	gist	er							
			Input	0						Cor	nfig	gure	e pi	n a	as a	n i	np	ut p	in														
			Output	1						Cor	nfig	gure	pi	n a	as a	n c	ut	put	pi	n													
В	RW	INPUT								Cor	nne	ect o	or c	dis	con	ne	ct	inp	ut l	ouff	er												
			Connect	0						Cor	nne	ect i	npı	ut	buf	fer	-																
			Disconnect	1						Dis	cor	nne	ct i	np	ut k	but	ffe	r															
С	RW	PULL								Pul	l cc	onfi	gur	ati	ion																		
			Disabled	0						No	pu	ıll																					
			Pulldown	1						Pul	l do	owr	n or	n p	in																		
			Pullup	3						Pul	l u	p or	n pi	n																			
D	RW	DRIVE								Dri	ve	con	figu	ura	atio	n																	
			S0S1	0						Sta	nda	ard	'0',	st	and	dar	d'	1'															
			H0S1	1						Hig	h c	drive	e '0	١, ٩	stan	nda	rd	'1'															
			S0H1	2						Sta	nda	ard	'0',	, hi	igh	dri	ive	'1'															
			H0H1	3						Hig	h c	drive	e '0	', ł	high	n 'c	Iriv	/e ':	L''														
			DOS1	4						Dis	cor	nne	ct '	0':	star	nda	arc	l '1'	(no	orm	ally	us)	ed	for	wir	ed-	or (con	nec	tior	ıs)		
			D0H1	5						Dis	cor	nne	ct '	0',	hig	gh d	dri	ve '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	o-b	r co	nn	ecti	ons)	
			SOD1	6						Sta	nda	ard	'0'.	di	isco	nr	ec	t '1	(n	orn	nall	y us	sed	for	wi	red	an	d co	onn	ecti	ons	5)	
			H0D1	7						Hig	h c	drive	e '0	۱, ر	disc	on	ne	ct '	1' (nor	ma	lly ι	ıse	d fo	r w	/ire	d-a	nd o	con	nec	tior	ıs)	
E	RW	SENSE								Pin	se	nsir	ng r	ne	cha	ani	sm	ı															
			Disabled	0						Dis	abl	led																					
			High	2						Ser	ıse	for	hig	gh	leve	el																	
			Low	3						Sen	ıse	for	lov	νl	eve	ŀ																	

6.9.2.38 PIN_CNF[28]

Address offset: 0x770

Configuration of GPIO pins



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E D D D C C B A
Rese	t 0x000	00002		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	DIR			Pin direction. Same physical register as DIR register
			Input	0	Configure pin as an input pin
			Output	1	Configure pin as an output pin
В	RW	INPUT			Connect or disconnect input buffer
			Connect	0	Connect input buffer
			Disconnect	1	Disconnect input buffer
С	RW	PULL			Pull configuration
			Disabled	0	No pull
			Pulldown	1	Pull down on pin
			Pullup	3	Pull up on pin
D	RW	DRIVE			Drive configuration
			S0S1	0	Standard '0', standard '1'
			H0S1	1	High drive '0', standard '1'
			S0H1	2	Standard '0', high drive '1'
			H0H1	3	High drive '0', high 'drive '1"
			D0S1	4	Disconnect '0' standard '1' (normally used for wired-or connections)
			D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
			SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
			H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E	RW	SENSE			Pin sensing mechanism
			Disabled	0	Disabled
			High	2	Sense for high level
			Low	3	Sense for low level

6.9.2.39 PIN_CNF[29]

Address offset: 0x774
Configuration of GPIO pins

																																		i
Bit nu	ımber			31	30 2	9 2	8 27	26	25	24	23	22	2 21	. 20) 1:	9 1	8 1	7 1	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1)
ID																	E	E						D	D	D					С	C I	В.	4
Reset	0x000	00002		0	0 () (0	0	0	0	0	0	0	0	C) (0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0 :	1	D
																																		ı
Α	RW	DIR									Pin	di	irec	tio	n. S	San	ne p	hys	ical	reg	iste	r as	DI	R re	gis	ter								
			Input	0							Coi	nfi	gur	e pi	in a	as a	ın ir	npu	t piı	1														
			Output	1							Coi	nfi	gur	e pi	in a	as a	ın o	utp	ut p	in														
В	RW	INPUT									Coi	nn	ect	or	dis	cor	ne	ct ii	put	bu	ffer													
			Connect	0							Coi	nn	ect	inp	out	bu	ffer																	
			Disconnect	1							Dis	со	nne	ect	inp	out	buf	fer																
С	RW	PULL									Pul	II c	onf	igu	rat	tion																		
			Disabled	0							No	рι	الد																					
			Pulldown	1							Pul	ll d	low	n o	n p	pin																		
			Pullup	3							Pul	ll u	ро	n p	in																			
D	RW	DRIVE									Dri	ve	100	nfig	gura	atic	n																	
			S0S1	0							Sta	ınd	lard	l '0'	', st	tan	dar	d '1																
			H0S1	1							Hig	gh	driv	/e '(0',	sta	nda	rd '	1'															
			S0H1	2							Sta	ınd	lard	l '0'	', h	igh	dri	ve '	1'															
			H0H1	3							Hig	gh (driv	/e '(0',	hig	h 'd	rive	'1"															
			DOS1	4							Dis	со	nne	ect	'0'	sta	nda	rd	1' (norr	nal	ly u	sed	for	wi	red	-or	con	ne	ctio	ns)			



Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		E E DDD CCBA
Reset 0x00000002	0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID R/W Field Value ID		Description
D0H1	5	Disconnect '0', high drive '1' (normally used for wired-or connections)
SOD1	6	Standard '0'. disconnect '1' (normally used for wired-and connections)
H0D1	7	High drive '0', disconnect '1' (normally used for wired-and connections)
E RW SENSE		Pin sensing mechanism
Disabled	0	Disabled
High	2	Sense for high level
Low	3	Sense for low level

6.9.2.40 PIN_CNF[30]

Address offset: 0x778

Configuration of GPIO pins

Rit nı	umber			31	30.2	9 28	3 27 :	26.1	25 24	1 23	23	2 2	21 2	0	19	18	17	16	5 1 9	5 1	4 1	3 1	12 1	1.1	10	9	8	7	6	5	4	3	2	1	0
ID	amber				30 2	.5 20	, , ,	20 2	_5 _	1 23						10		E		_					D	_	_	_			_	_	C	-	÷
	t 0x000	00003		0			0	_			_			_	_	^						_	_					_	0	^	_				
		Field	Value ID	Val		J U	U	U	U						U	U	U	U	U		,	J	U	U	U	U	U	U	U	U	U	U	U	_	U
ID			value ID	Val	ue								tior		_									D.10											
Α	RW	DIR		_									ectio					•			gıs	ter	as	DIR	re	gıs	ter								
			Input	0								-	ıre p						•																
			Output	1								_	ıre p						_																
В	RW	INPUT											ct or					t ir	pu ⁻	t b	uff	er													
			Connect	0									t in																						
			Disconnect	1						Di	sco	nr	nect	t in	ıpu	t b	uff	er																	
С	RW	PULL								Pu	II c	or	nfigi	ura	atic	n																			
			Disabled	0						No	р	ull																							
			Pulldown	1						Pu	II c	ob	wn	on	piı	n																			
			Pullup	3						Pu	IIι	ıр	on	pir	1																				
D	RW	DRIVE								Dr	ive	c	onfi	gu	rat	ion																			
			S0S1	0						Sta	anc	daı	rd 'C	י, 'כ	sta	nda	ard	'1																	
			H0S1	1						Hi	gh	dr	ive	'0'	, st	and	dar	d ':	1'																
			S0H1	2						Sta	anc	daı	rd '0	ט',	hig	h d	riv	e ':	1'																
			H0H1	3						Hi	gh	dr	ive	'0'	, hi	igh	'dr	ive	'1'																
			D0S1	4						Di	sco	nr	nect	t '0)' st	tan	dar	d'	1' (no	rm	ally	us	ed	for	wi	red	or	cor	nne	ctio	ons)		
			D0H1	5						Di	sco	nr	nect	t '0)',	nigh	ı dı	ive	1'	' (r	or	ma	lly t	ıse	d fo	or v	vire	d-d	or c	oni	nec	tior	ıs)		
			SOD1	6						Sta	anc	daı	rd '(ס'.	dis	cor	ne	ct	'1'	(nc	rm	all	y us	ed	for	w	irec	l-ar	nd c	on	nec	tio	าร)		
			H0D1	7						Hi	gh	dr	ive	'0'	, di	isco	nn	ec	t '1	' (r	or	ma	lly ι	ıse	d fo	or۱	vire	d-a	and	со	nne	ctio	ons))	
E	RW	SENSE								Pir	า ร	en	sing	g m	nec	har	nisi	n																	
			Disabled	0						Di	sab	ole	d																						
			High	2						Se	nse	e f	or h	nigl	h le	eve	ı																		
			Low	3						Se	nse	e f	or lo	ow	le	vel																			

6.9.2.41 PIN_CNF[31]

Address offset: 0x77C

Configuration of GPIO pins



Bit number	C C B	8 A
Reset 0x00000002 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 1	
ID R/W Field Value ID Value Description A RW DIR Pin direction. Same physical register as DIR register		0
A RW DIR Pin direction. Same physical register as DIR register		
Input 0 Configure pin as an input pin		
Output 1 Configure pin as an output pin		
B RW INPUT Connect or disconnect input buffer		
Connect 0 Connect input buffer		
Disconnect 1 Disconnect input buffer		
C RW PULL Pull configuration		
Disabled 0 No pull		
Pulldown 1 Pull down on pin		
Pullup 3 Pull up on pin		
D RW DRIVE Drive configuration		
SOS1 0 Standard '0', standard '1'		
HOS1 1 High drive '0', standard '1'		
SOH1 2 Standard '0', high drive '1'		
H0H1 3 High drive '0', high 'drive '1"		
DOS1 4 Disconnect '0' standard '1' (normally used for wired-	d-or connections)	
DOH1 5 Disconnect '0', high drive '1' (normally used for wire	ed-or connections)	
SOD1 6 Standard '0'. disconnect '1' (normally used for wired	d-and connections)	
H0D1 7 High drive '0', disconnect '1' (normally used for wire	ed-and connections)	
E RW SENSE Pin sensing mechanism		
Disabled 0 Disabled		
High 2 Sense for high level		
Low 3 Sense for low level		

6.9.3 Electrical specification

6.9.3.1 GPIO Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
V_{IH}	Input high voltage	0.7 x VDD		VDD	V
V_{IL}	Input low voltage	VSS		0.3 x VDD	V
V _{OH,SD}	Output high voltage, standard drive, 0.5 mA, VDD \geq 1.7	VDD - 0.4		VDD	V
V _{OH,HDH}	Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V	VDD - 0.4		VDD	V
$V_{OH,HDL}$	Output high voltage, high drive, 3 mA, VDD \geq 1.7 V	VDD - 0.4		VDD	V
$V_{OL,SD}$	Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7	VSS		VSS + 0.4	V
$V_{OL,HDH}$	Output low voltage, high drive, 5 mA, VDD \geq 2.7 V	VSS		VSS + 0.4	V
$V_{OL,HDL}$	Output low voltage, high drive, 3 mA, VDD \geq 1.7 V	VSS		VSS + 0.4	V
$I_{OL,SD}$	Current at VSS+0.4 V, output set low, standard drive, VDD \geq 1.7	1	2	4	mA
I _{OL,HDH}	Current at VSS+0.4 V, output set low, high drive, VDD \geq 2.7 V	6	10	15	mA
I _{OL,HDL}	Current at VSS+0.4 V, output set low, high drive, VDD \geq 1.7 V	3			mA
I _{OH,SD}	Current at VDD-0.4 V, output set high, standard drive, VDD \geq 1.7	1	2	4	mA
I _{OH,HDH}	Current at VDD-0.4 V, output set high, high drive, VDD \geq 2.7 V	6	9	14	mA
I _{OH,HDL}	Current at VDD-0.4 V, output set high, high drive, VDD \geq 1.7 V	3			mA
t _{RF,15pF}	Rise/fall time, standard drive mode, 10-90%, 15 pF load 16		9		ns
t _{RF,25pF}	Rise/fall time, standard drive mode, 10-90%, 25 pF load 16		13		ns
t _{RF,50pF}	Rise/fall time, standard drive mode, 10-90%, 50 pF load 16		25		ns
t _{HRF,15pF}	Rise/Fall time, high drive mode, 10-90%, 15 pF load ¹⁶		4		ns

¹⁶ Rise and fall times based on simulations



Symbol	Description	Min.	Тур.	Max.	Units
t _{HRF,25pF}	Rise/Fall time, high drive mode, 10-90%, 25 pF load ¹⁶		5		ns
t _{HRF,50pF}	Rise/Fall time, high drive mode, 10-90%, 50 pF load ¹⁶		8		ns
R _{PU}	Pull-up resistance	11	13	16	kΩ
R _{PD}	Pull-down resistance	11	13	16	kΩ
C_{PAD}	Pad capacitance		3		pF

6.9.3.2 NFC Pads Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
C _{PAD_NFC}	Pad capacitance on NFC pads		4		pF
I _{NFC_LEAK}	Leakage current between NFC pads when driven to different states		1	10	μΑ

6.10 GPIOTE — GPIO tasks and events

The GPIO tasks and events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A GPIOTE block enables GPIOs to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Tasks and events are briefly introduced in Peripheral interface on page 173, and GPIO is described in more detail in GPIO — General purpose input/output on page 322.

Low power detection of pin state changes is possible when in System ON or System OFF.

Instance	Number of GPIOTE channels
GPIOTE	8

Table 19: GPIOTE properties

Up to three tasks can be used in each GPIOTE channel for performing write operations to a pin. Two tasks are fixed (SET and CLR), and one (OUT) is configurable to perform following operations:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- Rising edge
- · Falling edge
- Any change

6.10.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins.

The tasks SET[n], CLR[n], and OUT[n] can write to individual pins, and events IN[n] can be generated from input changes of individual pins.

The SET task will set the pin selected in GPIOTE.CONFIG[n].PSEL to high. The CLR task will set the pin low.

The effect of the OUT task on the pin is configurable in CONFIG[n].POLARITY. It can set the pin high, set it low, or toggle it.



Tasks and events are configured using the CONFIG[n] registers. One CONFIG[n] register is associated with a set of SET[n], CLR[n], and OUT[n] tasks and IN[n] events.

As long as a SET[n], CLR[n], and OUT[n] task or an IN[n] event is configured to control pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value, as specified in the GPIO, will be ignored as long as the pin is controlled by GPIOTE. Attempting to write to the pin as a normal GPIO pin will have no effect. When the GPIOTE is disconnected from a pin, the associated pin gets the output and configuration values specified in the GPIO module, see MODE field in CONFIG[n] register.

When conflicting tasks are triggered simultaneously (i.e. during the same clock cycle) in one channel, the priority of the tasks is as described in the following table.

Priority	Task
1	оит
2	CLR
3	SET

Table 20: Task priorities

When setting the CONFIG[n] registers, MODE=Disabled does not have the same effect as MODE=Task and POLARITY=None. In the latter case, a CLR or SET task occurring at the exact same time as OUT will end up with no change on the pin, based on the priorities described in the table above.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

6.10.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal.

The event will be generated on the rising edge of the DETECT signal. See GPIO — General purpose input/output on page 322 for more information about the DETECT signal.

The GPIO DETECT signal will not wake the system up again if the system is put into System ON IDLE while the DETECT signal is high. Clear all DETECT sources before entering sleep. If the LATCH register is used as a source, a new rising edge will be generated on DETECT if any bit in LATCH is still high after clearing all or part of the register. This could occur if one of the PINx.DETECT signals is still high, for example. See Pin configuration on page 322 for more information.

Setting the system to System OFF while DETECT is high will cause a wakeup from System OFF reset.

This feature is always enabled even if the peripheral itself appears to be IDLE, meaning no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON when all peripherals and the CPU are idle, meaning the lowest power consumption in System ON mode.

In order to prevent spurious interrupts from the PORT event while configuring the sources, the following must be performed:

- **1.** Disable interrupts on the PORT event (through INTENCLR.PORT).
- 2. Configure the sources (PIN CNF[n].SENSE).
- 3. Clear any potential event that could have occurred during configuration (write '0' to EVENTS PORT).
- 4. Enable interrupts (through INTENSET.PORT).

6.10.3 Tasks and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field.

When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the DIR setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE,



the pin specified by CONFIG.PSEL will be configured as an output overriding the DIR setting and OUT value in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN[n].CNF registers in GPIO.

Note: A pin can only be assigned to one GPIOTE channel at a time. Failing to do so may result in unpredictable behavior.

6.10.4 Registers

Instances

Instance	Base address	Description
GPIOTE	0x40006000	GPIO tasks and events

Register overview

Register	Offset	Description
TASKS_OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
_		CONFIG[0].POLARITY.
TASKS_OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
TASKS_OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
TASKS_OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
TASKS_OUT[4]	0x010	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is configured in
		CONFIG[4].POLARITY.
TASKS_OUT[5]	0x014	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is configured in
		CONFIG[5].POLARITY.
TASKS_OUT[6]	0x018	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is configured in
		CONFIG[6].POLARITY.
TASKS_OUT[7]	0x01C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is configured in
		CONFIG[7].POLARITY.
TASKS_SET[0]	0x030	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high.
TASKS_SET[1]	0x034	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it high.
TASKS_SET[2]	0x038	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it high.
TASKS_SET[3]	0x03C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it high.
TASKS_SET[4]	0x040	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.
TASKS_SET[5]	0x044	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it high.
TASKS_SET[6]	0x048	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it high.
TASKS_SET[7]	0x04C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it high.
TASKS_CLR[0]	0x060	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low.
TASKS_CLR[1]	0x064	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it low.
TASKS_CLR[2]	0x068	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is to set it low.
TASKS_CLR[3]	0x06C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it low.
TASKS_CLR[4]	0x070	Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it low.
TASKS_CLR[5]	0x074	Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it low.
TASKS_CLR[6]	0x078	Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is to set it low.
TASKS_CLR[7]	0x07C	Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it low.
EVENTS_IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
EVENTS_IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
EVENTS_IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL




Register	Offset	Description
EVENTS_IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
EVENTS_IN[4]	0x110	Event generated from pin specified in CONFIG[4].PSEL
EVENTS_IN[5]	0x114	Event generated from pin specified in CONFIG[5].PSEL
EVENTS_IN[6]	0x118	Event generated from pin specified in CONFIG[6].PSEL
EVENTS_IN[7]	0x11C	Event generated from pin specified in CONFIG[7].PSEL
EVENTS_PORT	0x17C	Event generated from multiple input GPIO pins with SENSE mechanism enabled
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[4]	0x520	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[5]	0x524	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[6]	0x528	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event
CONFIG[7]	0x52C	Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

6.10.4.1 TASKS_OUT[0]

Address offset: 0x000


Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in CONFIG[0].POLARITY.



6.10.4.2 TASKS OUT[1]

Address offset: 0x004

Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in CONFIG[1].POLARITY.




6.10.4.3 TASKS_OUT[2]

Address offset: 0x008

Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in CONFIG[2].POLARITY.






6.10.4.4 TASKS OUT[3]

Address offset: 0x00C


Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in CONFIG[3].POLARITY.



6.10.4.5 TASKS OUT[4]

Address offset: 0x010


Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is configured in CONFIG[4].POLARITY.



6.10.4.6 TASKS OUT[5]

Address offset: 0x014

Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is configured in CONFIG[5].POLARITY.




6.10.4.7 TASKS_OUT[6]

Address offset: 0x018

Task for writing to pin specified in CONFIG[6].PSEL. Action on pin is configured in CONFIG[6].POLARITY.





6.10.4.8 TASKS OUT[7]

Address offset: 0x01C


Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is configured in CONFIG[7].POLARITY.

Bit no	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_OUT			Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is
					configured in CONFIG[7].POLARITY.
			Trigger	1	Trigger task

6.10.4.9 TASKS_SET[0]

Address offset: 0x030


Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high.



6.10.4.10 TASKS SET[1]

Address offset: 0x034

Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it high.




6.10.4.11 TASKS_SET[2]

Address offset: 0x038

Task for writing to pin specified in CONFIG[2]. PSEL. Action on pin is to set it high.






6.10.4.12 TASKS SET[3]

Address offset: 0x03C


Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it high.



6.10.4.13 TASKS SET[4]

Address offset: 0x040


Task for writing to pin specified in CONFIG[4].PSEL. Action on pin is to set it high.



6.10.4.14 TASKS SET[5]

Address offset: 0x044

Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it high.




6.10.4.15 TASKS_SET[6]

Address offset: 0x048

Task for writing to pin specified in CONFIG[6]. PSEL. Action on pin is to set it high.






6.10.4.16 TASKS SET[7]

Address offset: 0x04C


Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it high.



6.10.4.17 TASKS CLR[0]

Address offset: 0x060


Task for writing to pin specified in CONFIG[0]. PSEL. Action on pin is to set it low.



6.10.4.18 TASKS CLR[1]

Address offset: 0x064

Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is to set it low.




6.10.4.19 TASKS_CLR[2]

Address offset: 0x068

Task for writing to pin specified in CONFIG[2]. PSEL. Action on pin is to set it low.






6.10.4.20 TASKS_CLR[3]

Address offset: 0x06C


Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is to set it low.



6.10.4.21 TASKS_CLR[4]

Address offset: 0x070


Task for writing to pin specified in CONFIG[4]. PSEL. Action on pin is to set it low.



6.10.4.22 TASKS CLR[5]

Address offset: 0x074

Task for writing to pin specified in CONFIG[5].PSEL. Action on pin is to set it low.




6.10.4.23 TASKS_CLR[6]

Address offset: 0x078

Task for writing to pin specified in CONFIG[6]. PSEL. Action on pin is to set it low.






6.10.4.24 TASKS_CLR[7]

Address offset: 0x07C


Task for writing to pin specified in CONFIG[7].PSEL. Action on pin is to set it low.



6.10.4.25 EVENTS_IN[0]

Address offset: 0x100


Event generated from pin specified in CONFIG[0].PSEL



6.10.4.26 EVENTS IN[1]

Address offset: 0x104

Event generated from pin specified in CONFIG[1].PSEL




6.10.4.27 EVENTS IN[2]

Address offset: 0x108

Event generated from pin specified in CONFIG[2].PSEL






6.10.4.28 EVENTS_IN[3]

Address offset: 0x10C


Event generated from pin specified in CONFIG[3].PSEL



6.10.4.29 EVENTS_IN[4]

Address offset: 0x110


Event generated from pin specified in CONFIG[4].PSEL



6.10.4.30 EVENTS IN[5]

Address offset: 0x114

Event generated from pin specified in CONFIG[5].PSEL




6.10.4.31 EVENTS_IN[6]

Address offset: 0x118

Event generated from pin specified in CONFIG[6].PSEL





6.10.4.32 EVENTS_IN[7]

Address offset: 0x11C

Event generated from pin specified in CONFIG[7].PSEL

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_IN			Event generated from pin specified in CONFIG[7].PSEL
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.10.4.33 EVENTS_PORT

Address offset: 0x17C

Event generated from multiple input GPIO pins with SENSE mechanism enabled

Bit nu	ımber			31 3	30 29	9 28	3 27	26	25	24	23	22 :	21 2	20 1	9 1	8 17	16	15	14	13 1	2 13	l 10	9	8	7	6	5	4 3	2	1	0
ID																															Α
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID											Des																				
Α	RW	EVENTS_PORT									Eve	nt g	gen	erat	ed 1	from	mu	ltip	le ir	nput	GPI	O pi	ns v	vith	SE	NSE	E me	echa	nisn	1	
											ena	ble	d																		
			NotGenerated	0							Eve	nt r	not	gen	era	ted															
			Generated	1							Eve	nt g	gen	erat	ed																

6.10.4.34 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			1	HGFEDCBA
Reset	0x0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW IN[0]			Write '1' to enable interrupt for event IN[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW IN[1]			Write '1' to enable interrupt for event IN[1]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled





Bit nu	umber			31 30	29 2	28 27	7 26	25 2	24 2	3 2	2 21	. 20	19	18	17 :	L6 1	.5 :	4 1	13 :	12 1	11	10	9	8	7	6	5	4	3	2	1	0
ID				1																					Н	G	F	Ε	D	С	В	Α
Rese	t 0x000	00000		0 0	0	0 0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	RW	IN[2]							٧	Vrit	e '1'	to e	enak	le i	nte	rrup	ot f	or e	ve	nt II	N[2	2]										
			Set	1					Е	nak	ole																					
			Disabled	0					R	lead	l: Di	sabl	led																			
			Enabled	1					R	Read	l: En	able	ed																			
D	RW	IN[3]							٧	Vrit	e '1'	to e	enat	le i	nte	rrup	ot f	or e	ve	nt II	N[3	8]										
			Set	1					Е	nak	ole																					
			Disabled	0					R	lead	l: Di	sabl	led																			
			Enabled	1					R	lead	l: En	able	ed																			
Ε	RW	IN[4]							٧	Vrit	e '1'	to e	enat	le i	nte	rrup	ot f	or e	ve	nt II	N[4	1]										
			Set	1					Е	nat	ole																					
			Disabled	0					R	Reac	l: Di	sabl	led																			
			Enabled	1					R	Reac	l: En	able	ed																			
F	RW	IN[5]							٧	Vrit	e '1'	to e	enat	le i	nte	rrup	ot f	or e	ve	nt II	N[5	5]										
			Set	1					Е	nak	ole																					
			Disabled	0					R	lead	l: Di	sabl	led																			
			Enabled	1					R	lead	l: En	able	ed																			
G	RW	IN[6]							٧	Vrit	e '1'	to e	enak	le i	nte	rrup	ot f	or e	ve	nt II	N[6	5]										
			Set	1					E	nak	ole																					
			Disabled	0					R	Read	l: Di	sabl	led																			
			Enabled	1					R	Reac	l: En	able	ed																			
Н	RW	IN[7]							٧	Vrit	e '1'	to e	enak	le i	nte	rrup	ot f	or e	ve	nt II	N[7]										
			Set	1					E	nak	ole																					
			Disabled	0					R	Read	l: Di	sabl	led																			
			Enabled	1					R	Read	l: En	able	ed																			
I	RW	PORT							٧	Vrit	e '1'	to e	enat	le i	nte	rrup	ot f	or e	ve	nt P	OF	RT										
			Set	1					Е	nat	ole																					
			Disabled	0					R	Reac	l: Di	sabl	led																			
			Enabled	1					R	Reac	l: En	able	ed																			

6.10.4.35 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				T	HGFEDCBA
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	IN[0]			Write '1' to disable interrupt for event IN[0]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	IN[1]			Write '1' to disable interrupt for event IN[1]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	IN[2]			Write '1' to disable interrupt for event IN[2]
			Clear	1	Disable
			Disabled	0	Read: Disabled





Bit nu	ımber			31	30 2	29 2	8 27	26	25 2	4 2	3 22	2:	1 20	0 1	9 1	8 1	.7 1	16 1	.5	L4 1	.3 :	12 1	1 :	10 9)	8 7	΄ ε	5 5	4	3	2	1	0
ID				1																						H	1 (i F	Е	D	С	В	Α
Reset	0x000	00000		0	0	0 0	0	0	0 0) (0 0	0	0) () (0	0	0	0	0	0	0 (ס	0 ()	0 0	(0	0	0	0	0	0
			Enabled	1						R	lead:	Er	nab	led																			
D	RW	IN[3]								٧	Vrite	'1'	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt II	V [3]									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	oled	t																		
			Enabled	1						R	lead:	Er	nab	led																			
E	RW	IN[4]								٧	Vrite	'1	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt II	V [4]									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	olec	t																		
			Enabled	1						R	lead:	Er	nab	led																			
F	RW	IN[5]								٧	Vrite	'1'	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt II	N [5	[]									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	oled	t																		
			Enabled	1						R	lead:	Er	nab	led																			
G	RW	IN[6]								٧	Vrite	'1	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt II	V [6	[i]									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	oled	t																		
			Enabled	1						R	lead:	Er	nab	led																			
Н	RW	IN[7]								٧	Vrite	'1	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt II	۷[7]									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	oled	t																		
			Enabled	1						R	lead:	Er	nab	led																			
I	RW	PORT								٧	Vrite	'1	' to	dis	abl	le i	nte	rru	pt 1	or e	eve	nt P	OR	т									
			Clear	1						D	isab	le																					
			Disabled	0						R	lead:	Di	isab	olec	t																		
			Enabled	1						R	lead:	Er	nab	led																			

6.10.4.36 CONFIG[0]

Address offset: 0x510

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit nu	mber			31 3	30 29	28	27 2	26 2	5 24	23	3 22	21	20 1	19 1	.8 1	.7 1	16 1	.5 1	L4 1	13 :	12 :	11	10	9	8	7	6	5	4	3	2	1	0
ID													Е		[D	D			С	В	В	В	В	В							Α	Α
Reset	0x000	00000		0	0 0	0	0	0 (0 0	0	0	0	0	0 (0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
Α	RW	MODE								M	lode																						
			Disabled	0						Di	isabl	ed.	Pin	spe	cifie	ed	by F	SE	Lw	ill r	not	be	acc	uir	ed	by	the	GP	TOI	Έm	od	ule	
			Event	1						Ev	ent	mod	de																				
											ne pi ill be										-									_	-	ven	t
			Task	3						Ta	ısk m	node	9																				
										th by ac	ne GI ie SE / POI cquir om t	T[n] LAR e th	I, CL ITY one pi	.R[n on t] or he nd t	pin	UT[i i. W pin	n] t	ask n e	wi nab	ll p	erf as	orn a t	n th ask	e o	pe e G	ratio	on s	spe mo	cifie dule	d wi	ill	n
В	RW	PSEL		[03	31]						PIO r /ent	num	ber	ass	oci	ate	d w	rith	SE	T[n], C	LR[n],	an	d O	UT	[n] t	ask	ks a	nd I	N[r	n]	
С	RW	PORT		[01	L]					Pc	ort n	uml	oer																				



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E DD CBBBBB AA
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
D	RW	POLARITY			When In task mode: Operation to be performed on output when OUT[n]
					task is triggered. When In event mode: Operation on input that shall trigger
					IN[n] event.
			None	0	Task mode: No effect on pin from OUT[n] task. Event mode: no IN[n] event
					generated on pin activity.
			LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event
					when rising edge on pin.
			HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event
					when falling edge on pin.
			Toggle	3	Task mode: Toggle pin from $OUT[n]$. Event mode: Generate $IN[n]$ when any
					change on pin.
Е	RW	OUTINIT			When in task mode: Initial value of the output when the GPIOTE channel is
					configured. When in event mode: No effect.
			Low	0	Task mode: Initial value of pin before task triggering is low
			High	1	Task mode: Initial value of pin before task triggering is high

6.10.4.37 CONFIG[1]

Address offset: 0x514

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit nu	umber			31	30 2	9 28	3 27	26	25 2	4 2	23 22	2 2:	1 20	19 1	8	17	16 3	l5 1	4 1	3 12	11	10	9	8	7	6 !	5 4	4 3	2	1	0
ID													Ε			D	D		(В	В	В	В	В						Α	Α
Reset	t 0x000	00000		0	0 (0	0	0	0 () (0 0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0 (0 (0	0	0	0
ID																															
Α	RW	MODE								٨	Node	е																			
			Disabled	0						D	Disab	olec	d. Pir	spe	cifi	ied	by I	PSEI	. wi	ll no	t be	e ac	quii	ed l	by t	he (GPI	OTE	mo	dul	e.
			Event	1						E	vent	t m	ode																		
										Т	he p	oin:	spec	ified	by	/ PS	SEL v	vill l	oe c	onf	gur	ed a	ıs a	n in	put	and	th th	e IN	[n]	eve	nt
										W	vill b	e g	genei	rated	l if	ор	erat	ion	spe	cifie	d ir	ı PO	LAF	RITY	OC	curs	on	the	pin		
			Task	3						Т	ask	mo	de																		
										Т	he (SPI	O sn	ecifie	-d	hv	PSF	wi	l be	· co	nfiø	ureo	l as	an	out	nut	ano	l tri	gge.	ring	
														LR[n		•					_									_	
												-	-	on t	-																
											•			oin a																	
										fı	rom	the	e GP	IO m	od	ule	٠.														
В	RW	PSEL		[0	.31]					G	SPIO	nu	ımbe	er ass	ос	iat	ed v	/ith	SET	[n],	CLF	R[n],	an	d Ol	JT[n] ta	asks	an	d IN	[n]	
										е	even	t																			
С	RW	PORT		[0.	.1]					Р	ort	nur	nber																		
D	RW	POLARITY								٧	Vhe	n In	ı tasl	k mo	de	: 0	pera	tior	ı to	be	oerf	orn	ed	on (out	put	wh	en (DUT	[n]	
										ta	ask i	s tr	rigge	red.	WI	her	ı In	evei	nt n	node	e: O	pera	itio	n or	n in	put	tha	t sh	all t	rigg	er
										11	N[n]	ev	ent.																		
			None	0						T	ask	mo	de: I	No ef	ffe	ct c	n p	n fr	om	OU	T[n]	tas	k. E	ven	t m	ode	: nc	IN	n] e	ever	nt
										g	gene	rate	ed o	n pin	ac	tiv	ity.														
			LoToHi	1						T	ask	mo	de: S	Set p	in 1	fro	m O	UT[n] ta	ask.	Eve	nt r	nod	le: G	en	erat	e IN	N[n]	eve	ent	
										W	vher	ris	sing	edge	or	n pi	in.														
			HiToLo	2						T	ask	mo	de: (Clear	pi	n f	rom	OU'	T[n]	tas	k. E	ven	m	ode	: G	ener	ate	IN[n] e	ven	t
										W	vher	n fa	lling	edge	e 0	n p	in.														



Bit nu	ımber			31 30	29	28	3 27	26	25	24	23	22 2	21 2	20 1	.9 18	8 1 ⁻	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID														E		С) D			С	В	В	В	В	В							A	A
Rese	t 0x000	00000		0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
			Toggle	3							Tas	k m	ode	e: To	ggle	e pi	n fr	om	ΟU	T[n]. E	ven	t m	ode	:: Ge	ene	rate	e IN	l[n]	wh	en a	any	
											cha	nge	on	pin	١.																		
Е	RW	OUTINIT								,	Wh	en i	in ta	ask	mod	le:	Initi	al v	alu	e of	the	e ou	ıtρι	ıt w	her	th	e G	PIC	OTE	cha	nne	el is	
											con	figu	ired	l. W	/hen	in	eve	nt r	noc	le: I	No (effe	ct.										
			Low	0							Tas	k m	ode	e: In	itial	val	ue (of p	in b	efo	re t	task	trig	gge	ring	is l	low						
			High	1							Tas	k m	ode	e: In	itial	val	ue (of p	in b	efo	re t	task	trig	gge	ring	is l	high	n					

6.10.4.38 CONFIG[2]

Address offset: 0x518

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Dit no	ımber			21	20.2	20.2	no n-	7 2/	C 2F	24	23 2	יר י	11 20	٦ 1	0.10	0 1	7 1	C 1	Г 1 /	1 1	2 1 2	111	10	0	0	7	C	г	1	2	2 1	0
ID	iiiibei			31	3U Z	.5 2	20 21	/ 20	0 23	24	23 2	. 2 2	E E		.5 10		. / 1 D I		J 14				. 10				0	3	4	5		. O
	0000	2000		_	•					_	_															_	_	_	_	_		0
	0x000			0	0 (0 (U	, 0	, 0	U	0				0 0		0 () (0 (C	0	0	0	U	0	U	U	0	U	U	U U	U
ID.		Field	Value ID	Val	ue						Des		tion																			
Α	RW	MODE	6: 11 1	•							Mod		l D:			٠,٠		_	C = 1									60		_		
			Disabled	0									d. Pi		spec	CITIE	ea i	ру Р	SEL	WI	ınc	מ זי	e ac	qui	rea	by 1	tne	GP	101	E m	oau	ie.
			Event	1							Ever	nt m	node	•																		
											The	pin	spe	cif	ied l	by	PSE	Lw	ill b	e c	onf	gur	ed a	as a	n in	put	an	d th	he I	N[n	eve	ent
											will	be 8	gene	era	ted	if c	ope	rati	on s	pe	cifie	d ir	n PC	LAI	RITY	oc.	cur	s or	n th	e pi	n.	
			Task	3							Task	mo	ode																			
											The	GPI	IO sp	oec	cifie	d b	у Р	SEL	wil	be	со	nfig	ure	d as	an	out	tput	t an	ıd tı	rigg	ering	g
											the	SET	[n],	CLI	R[n]	no	r Ol	ı]TL	n] ta	sk	will	per	fori	n th	ne o	per	atio	on s	spe	ifie	d	
											by P	OLA	ARIT	Υc	on th	ne	pin	. w	hen	en	able	ed a	ıs a	tasl	c the	e GI	PIO	TE r	mod	dule	will	
											acqı	uire	the	piı	n an	nd 1	the	pin	can	nc	lor	ıgeı	r be	wri	tter	ı as	a r	egu	ılar	out	put	pin
											fron	n th	e GF	PIO) mc	dι	ıle.															
В	RW	PSEL		[0	31]						GPI) nı	umb	er	asso	oci	ate	d w	ith S	SET	[n],	CLF	R[n]	, an	d O	UT[n] t	task	s a	nd I	N[n]	
											ever	nt																				
С	RW	PORT		[0	1]						Port	nu	mbe	er																		
D	RW	POLARITY									Whe	en l	n tas	sk ı	mod	le:	Ор	era	tion	to	be	oer	forn	ned	on	out	put	t wh	nen	ΟU	T[n]	
											task	is t	rigge	ere	ed. \	٨h	en	In e	ven	t m	ode	e: O	per	atio	n o	n in	put	t tha	at s	hall	trig	ger
											IN[n] ev	vent.																			
			None	0							Task	mo	ode:	No	o eff	ec	t or	n pii	n fro	m	OU'	T[n]	tas	k. E	ven	t m	ode	e: n	o II	V[n]	eve	nt
											gen	erat	ted o	n	pin	act	tivit	у.														
			LoToHi	1							Task	mo	ode:	Se	t pii	n f	ron	ı Ol	JT[r	ı] ta	isk.	Eve	ent r	noc	de: 0	Gen	era	te I	N[r	ı] ev	ent	
											whe	n ri	ising	ec	dge	on	pir	١.														
			HiToLo	2							Task	mo	ode:	Cle	ear	pir	fro	m	TUC	[n]	tas	k. E	ven	t m	ode	: G	ene	rate	e IN	[n]	ever	nt
											whe	n fa	alling	g e	dge	or	n pi	٦.														
			Toggle	3							Task	mo	ode:	То	ggle	p	in f	rom	OU	T[r	1]. E	ver	it m	ode	e: G	ene	rate	e IN	l[n]	wh	en a	ny
											char	nge	on p	oin	١.																	
E	RW	OUTINIT									Whe	en ii	n tas	sk r	mod	le:	Init	ial	valu	e c	f th	e o	utpı	ut w	hei	n th	e G	PIC	TE	cha	nnel	lis
											conf	igu	red.	W	'hen	in	ev	ent	mo	de:	No	effe	ect.									
			Low	0							Task	mo	ode:	Ini	itial	va	lue	of	oin l	oef	ore	tasl	k tri	gge	ring	is l	ow					
			High	1							Task	mo	ode:	Ini	itial	va	lue	of	oin l	oef	ore	tasl	k tri	gge	ring	is l	high	1				

6.10.4.39 CONFIG[3]

Address offset: 0x51C





Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E DD CBBBBB AA
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	MODE			Mode
			Disabled	0	Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module.
			Event	1	Event mode
					The pin specified by PSEL will be configured as an input and the IN[n] event
					will be generated if operation specified in POLARITY occurs on the pin.
			Task	3	Task mode
					The GPIO specified by PSEL will be configured as an output and triggering
					the SET[n], CLR[n] or OUT[n] task will perform the operation specified
					by POLARITY on the pin. When enabled as a task the GPIOTE module will
					acquire the pin and the pin can no longer be written as a regular output pin
					from the GPIO module.
В	RW	PSEL		[031]	GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and IN[n]
					event
С	RW	PORT		[01]	Port number
D	RW	POLARITY			When In task mode: Operation to be performed on output when OUT[n]
					task is triggered. When In event mode: Operation on input that shall trigger
			None	0	IN[n] event. Task mode: No effect on pin from OUT[n] task. Event mode: no IN[n] event
			None	0	generated on pin activity.
			LoToHi	1	Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event
					when rising edge on pin.
			HiToLo	2	Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event
					when falling edge on pin.
			Toggle	3	Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any
					change on pin.
E	RW	OUTINIT			When in task mode: Initial value of the output when the GPIOTE channel is
					configured. When in event mode: No effect.
			Low	0	Task mode: Initial value of pin before task triggering is low
			High	1	Task mode: Initial value of pin before task triggering is high

6.10.4.40 CONFIG[4]

Address offset: 0x520

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit n	umber			31 3	0 2	9 28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID														Е			D	D			С	В	В	В	В	В							Α	Α
Rese	t 0x000	00000		0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	MODE									Mc	de																						
			Disabled	0							Dis	abl	ed.	Pin	spe	ecif	ied	by	PS	EL١	vill	no	t be	e ac	qui	red	by	the	GF	PIOT	ГΕп	nod	ule	
			Event	1							Eve	nt i	mo	de																				
											The	e pi	n s _l	peci	fiec	d by	/ PS	SEL	wil	l be	co	nfi	gur	ed a	as a	n ir	npu	t ar	nd t	he	ı]NI	n] e	ven	t
											wil	l be	ge	ner	ate	d if	ор	era	tioi	n sp	eci	ifie	d in	РО	LA	RITY	00	cur	s o	n th	ne p	in.		





Bit nu	umber			31 3	80 29	28	27 26	5 25 2	4 2	23 22	21	20 1	9 1	8 1	7 1	6 15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0
ID												Е		D) D)		С	В	В	В	В	В						Α	Α
Rese	t 0x000	00000		0	0 0	0	0 0	0 () (0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
			Task	3					T	ask m	node	е																		
									Т	he GI	PIO	spe	cifie	ed b	y PS	SEL	will	be	conf	figu	ıred	as	an	out	put a	and	trig	geri	ing	
									tl	he SE	T[n]], CL	R[n]] or	οu	JT[n] ta:	sk v	/ill p	erf	orm	th	e o	oera	atior	ı sp	ecifi	ed		
									b	у РОІ	LAR	ITY (on t	he p	oin.	. Wh	en	ena	bled	d as	at	ask	the	GP	IOTI	E m	odu	le w	/ill	
									а	cquir	e th	ie pi	n ar	nd t	he	pin	can	no	long	ger	be v	vri	tten	as	a re	gula	r oı	itpu	ıt pi	n
									fı	rom t	he (GPIC) m	odu	le.															
В	RW	PSEL		[03	31]				G	SPIO r	num	ber	ass	ocia	itec	d wi	th S	ET[n], C	LR	[n],	and	d OI	JT[ı	n] ta	sks	and	IN[n]	
									е	vent																				
С	RW	PORT		[01	.]				Р	ort n	umb	oer																		
D	RW	POLARITY							٧	Vhen	In t	ask	mod	de:	Оре	erat	ion	to b	e p	erfo	orm	ed	on (out	out v	whe	n O	UT[n]	
									ta	ask is	trig	ger	ed. \	Whe	en I	In e	/ent	m	ode:	Op	era	tio	n or	in	out t	hat	sha	ll tr	igge	er
									11	N[n] e	ever	nt.																		
			None	0					T	ask m	node	e: N	o ef	fect	on	pin	fro	m ()UT	[n]	task	. E	ven	m	ode:	no	IN[r	ı] ev	ven	t
									g	enera	ated	lon	pin	acti	vity	y.														
			LoToHi	1					T	ask m	node	e: Se	et pi	in fr	om	OU	T[n] ta	sk. E	vei	nt m	od	e: 6	ene	erate	e IN	[n] e	ever	nt	
									W	vhen	risir	ng e	dge	on	pin.															
			HiToLo	2					T	ask m	node	e: Cl	ear	pin	fro	m C	UT	[n] 1	task	. Ev	ent	mo	ode	Ge	nera	ate I	N[n] ev	ent	
										vhen		•	-																	
			Toggle	3						ask m				e pi	n fr	om	OU	T[n]	. Ev	ent	mc	de	: Ge	ner	ate	IN[r	1] W	hen	any	/
										hang		•																		
E	RW	OUTINIT								Vhen											•	t w	hen	the	GP	IOT	E ch	ann	iel i	ŝ
										onfig																				
			Low	0						ask m											_	_	_							
			High	1					Т	ask m	node	e: In	itial	l val	ue	of p	in b	efo	re ta	ask	trig	ger	ing	is h	igh					

6.10.4.41 CONFIG[5]

Address offset: 0x524

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit nu	mber			31 30 29 28	3 27 26 25	24 2	23 22 21	20 19	9 18	17	16 1	5 14	13	12 3	11 1	.0 9	8	7	6 5	4	3	2 :	1 (D
ID								Е		D	D		С	В	В	ВВ	В					1	Δ ,	Д
Reset	0x000	00000		0 0 0 0	0 0 0	0	0 0 0	0 0	0	0	0 0	0	0	0	0 (0 0	0	0	0 0	0	0	0 (0 (D
ID																								
Α	RW	MODE				N	Mode																	
			Disabled	0			Disabled.	Pin s	peci	fied	by P	SEL	will	not	be a	acqu	ired	by t	he G	PIO	TE m	odu	ıle.	
			Event	1		E	Event mo	de																
			Task	3		v T t	The pin s will be ge Task mod The GPIC The SET[r	· enerat le) spec n], CLF	ted if	f op by	eration	on sp will a] tas	be o	fied conf	in P igur erfo	POLA ed a erm t	RITY s an he c	out	curs of	on t and spe	he pi trigg	n. erin d	ıg	
							oy POLAF																	
							acquire t					can	no l	long	er b	e wr	ittei	n as	a re	gula	r out	put	pir	1
_							rom the																	
В	RW	PSEL		[031]			GPIO nur	nber	asso	ciat	ed w	th S	ET(r	1], C	LR[r	ı], ar	nd O	UT[n] ta	sks i	and I	N[n	J	
						e	event																	
С	RW	PORT		[01]		P	Port num	ber																



Bit nu	ımber			31 3	0 29	28	27 2	26 2	25 24	4 2	3 22	21	20	19	18 1	17	16	15	14 :	13 1	12 1	1 1	0 9	8	7	6	5	4	3	2	1 (
ID													Ε			D	D			С	В	3 E	3 E	В							A A
Reset	0x000	00000		0	0	0	0	0	0 0	C	0	0	0	0	0	0	0	0	0	0	0	0 () (0	C	0	0	0	0	0	0 (
ID																															
D	RW	POLARITY								V	√hen	In t	task	mo	de	: O _I	oera	atic	n to	b be	pe	rfor	me	d o	n o	utpı	ıt w	her	OU	T[n	1]
										ta	ask is	trig	gger	ed.	Wł	nen	In	eve	nt i	noc	de:	Орє	rati	on	on	inpı	ıt th	nat :	shall	tri	gger
										IN	N[n]	evei	nt.																		
			None	0						Ta	ask n	nod	e: N	lo e	ffec	t o	n p	in f	ron	ı Ol	JT[ı	n] ta	ısk.	Eve	ent	mod	de: ı	no I	N[n]	ev	ent
										g	ener	ated	d on	pir	n ac	tivi	ty.														
			LoToHi	1						Ta	ask n	nod	e: S	et p	in f	ror	n O	UT	[n]	task	ι. Ε ν	ent	mo	de	G	ener	ate	IN[n] ev	/en	t
										W	hen	risii	ng e	dge	on	pi	n.														
			HiToLo	2						Ta	ask n	nod	e: C	lea	r piı	n fr	om	Οl	JT[r	ı] ta	ısk.	Eve	nt r	noc	le:	Gen	era	te II	N[n]	eve	ent
										W	hen	falli	ing e	edg	e o	n p	in.														
			Toggle	3						Ta	ask n	nod	e: T	ogg	le p	in '	fror	n C	UT	[n].	Eve	nt r	noc	le:	Ger	era	te II	N[n	wh	en	any
										cl	hang	e o	n pii	n.																	
Е	RW	OUTINIT								V	√hen	in t	ask	mc	de:	In	itial	va	lue	of t	he	out	out	wh	en '	the	GPI	OTE	cha	nne	el is
										C	onfig	ure	d. V	Vhe	n ir	ı ev	ent	t m	ode	: N	o ef	fect									
			Low	0						Ta	ask n	nod	e: Ir	nitia	ıl va	lue	of	pir	be	fore	e ta	sk t	rigg	erir	ng i	s lov	v				
			High	1						Tä	ask n	nod	e: Ir	nitia	ıl va	lue	e of	pir	be	fore	e ta	sk t	rigg	erir	ng i	s hig	gh				

6.10.4.42 CONFIG[6]

Address offset: 0x528

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Bit no	umber			31 30) 29 2	28 27	26	25 24	23 2	22 2	21 20) 19	9 18	17	7 16	15	14	13 1	12 1:	1 10	9	8	7	6 5	4	3	2	1	0
ID											Е			D	D			С	ВВ	В	В	В						Α	Α
Rese	t 0x000	00000		0 0	0 (0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0
ID																													
Α	RW	MODE							Mod	de																			Π
			Disabled	0					Disa	able	d. Pi	in sp	peci	fie	d by	PSE	EL w	/ill r	ot b	e ac	qui	red l	oy t	he 0	PIO	TE n	nod	lule	
			Event	1					Evei	nt r	node	9																	
									The	pir	ı spe	cifie	ed b	y F	SEL	will	l be	con	ıfigu	red	as a	n in	put	and	the	IN[ı	n] e	ven	t
									will	be	gene	erat	ed i	f o _l	pera	tior	ı sp	ecif	ied i	n PC	LAF	RITY	OC	curs	on t	he p	oin.		
			Task	3					Task	k m	ode																		
									The	GP	'IO sp	neci	ified	Ιbν	, PSF	-I w	/ill k	ne ci	onfie	ure	d as	an	out	nut	and	trig	geri	nø	
											.σ σ _κ Γ[n], ι															-	_	6	
											ARIT								•						•			rill	
									•		the																		n
									fron	n th	ne GF	PIO	mod	dul	e.														
В	RW	PSEL		[031	L]				GPI	O n	umb	er a	asso	cia	ted	with	n SE	T[n]], CL	R[n]	, an	d Ol	JT[n] ta	sks i	and	ı]NI	n]	
									evei	nt																			
С	RW	PORT		[01]					Port	t nu	ımbe	er																	
D	RW	POLARITY							Whe	en l	In tas	sk m	node	e: (Oper	atic	on t	o be	per	forn	ned	on (out	put	whe	n Ol	UT[r	n]	
									task	c is	trigge	ere	d. W	/he	en In	eve	ent	mod	de: C	per	atio	n or	n in	put	hat	sha	ll tri	igge	er
									IN[n	n] e	vent.																		
			None	0					Task	k m	ode:	No	effe	ect	on p	oin f	fron	n Ol	JT[n] tas	k. E	ven	t m	ode:	no	IN[n] ev	/ent	
									gen	era	ted o	on p	oin a	cti	vity.														
			LoToHi	1					Task	k m	ode:	Set	pin	fro	om (DUT	[n]	task	c. Ev	ent i	noc	de: G	en	erat	e IN[n] e	ven	nt	
											ising		_	·															
			HiToLo	2							ode:					ı Ol	JT[ı	n] ta	ısk. E	ven	t m	ode	G	ener	ate I	N[n]] ev	ent	
									whe	en f	alling	g ed	dge o	on	pin.														





Bit nu	umber			31 30) 29	28	27 2	26 .	25 2	4 2:	3 22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID													Ε			D	D			С	В	В	В	В	В							Α	Α
Rese	t 0x000	00000		0 0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
			Toggle	3						Ta	ısk r	nod	de: T	ogg	le p	oin 1	fror	n O	UT	[n]	. Ev	ent	mo	ode	e: G	ene	rate	e IN	N[n]	wh	en	an	y
										cł	nang	ge o	n pi	n.																			
Ε	RW	OUTINIT								W	hen/	in	task	c mc	ode	: Ini	itial	va	lue	of	the	ou	tpu	ıt w	hei	n th	e G	PIC	OTE	cha	nn	el i	S
										co	onfig	gure	ed. \	Nhe	n ir	ı ev	ent	m	ode	e: N	o e	ffe	ct.										
			Low	0						Ta	ısk r	nod	de: I	nitia	al va	alue	e of	pir	ı be	for	e ta	ask	trig	gge	ring	is	low						
			High	1						Ta	ısk r	nod	de: I	nitia	al va	alue	e of	pir	ı be	for	e ta	ask	trig	gge	ring	is	high	า					

6.10.4.43 CONFIG[7]

Address offset: 0x52C

Configuration for OUT[n], SET[n], and CLR[n] tasks and IN[n] event

Dit no	ımber			21	20.2	20.2	no n-	7 2/	C 2F	24	23 2	יר י	11 20	٦ 1	0.10	0 1	7 1	C 1	Г 1 /	1 1	2 1 2	111	10	0	0	7	C	г	1	2	2 1	0
ID	iiiibei			31	3U Z	.5 2	20 21	/ 20	0 23	24	23 2	. 2 2	E E		.5 10		. / 1 D I		J 14				. 10				0	3	4	3		. O
	0000	2000		_	•					_	_															_	_	_	_	_		0
	0x000			0	0 (0 (U	, 0	, 0	U	0				0 0		0 () (0 (C	0	0	0	U	0	U	U	0	U	U	U U	U
ID.		Field	Value ID	Val	ue						Des		tion																			
Α	RW	MODE	6: 11 1	•							Mod		l D:			٠,٠		_	C = 1									60		_		
			Disabled	0									d. Pi		spec	CITIE	ea i	ру Р	SEL	WI	ınc	מ זי	e ac	qui	rea	by 1	tne	GP	101	E m	oau	ie.
			Event	1							Ever	nt m	node	•																		
											The	pin	spe	cif	ied l	by	PSE	Lw	ill b	e c	onf	gur	ed a	as a	n in	put	an	d th	he I	N[n	eve	ent
											will	be 8	gene	era	ted	if c	ope	rati	on s	pe	cifie	d ir	n PC	LAI	RITY	oc.	cur	s or	n th	e pi	n.	
			Task	3							Task	mo	ode																			
											The	GPI	IO sp	oec	cifie	d b	у Р	SEL	wil	be	со	nfig	ure	d as	an	out	tput	t an	ıd tı	rigg	ering	g
											the	SET	[n],	CLI	R[n]	10	r Ol	ı]TL	n] ta	sk	will	per	fori	n th	ne o	per	atio	on s	spe	ifie	d	
											by P	OLA	ARIT	Υc	on th	ne	pin	. w	hen	en	able	ed a	ıs a	tasl	c the	e GI	PIO	TE r	mod	dule	will	
											acqı	uire	the	piı	n an	nd 1	the	pin	can	nc	lor	ıgeı	r be	wri	tter	ı as	a r	egu	ılar	out	put	pin
											fron	n th	e GF	PIO) mc	dι	ıle.															
В	RW	PSEL		[0	31]						GPI) nı	umb	er	asso	oci	ate	d w	ith S	SET	[n],	CLF	R[n]	, an	d O	UT[n] t	task	s a	nd I	N[n]	
											ever	nt																				
С	RW	PORT		[0	1]						Port	nu	mbe	er																		
D	RW	POLARITY									Whe	en l	n tas	sk ı	mod	le:	Ор	era	tion	to	be	oer	forn	ned	on	out	put	t wh	nen	ΟU	T[n]	
											task	is t	rigge	ere	ed. \	٨h	en	In e	ven	t m	ode	e: O	per	atio	n o	n in	put	t tha	at s	hall	trig	ger
											IN[n] ev	vent.																			
			None	0							Task	mo	ode:	No	o eff	ec	t or	n pii	n fro	m	OU'	T[n]	tas	k. E	ven	t m	ode	e: n	o II	V[n]	eve	nt
											gen	erat	ted o	n	pin	act	tivit	у.														
			LoToHi	1							Task	mo	ode:	Se	t pii	n f	ron	ı Ol	JT[r	ı] ta	isk.	Eve	ent r	noc	de: 0	Gen	era	te I	N[r	ı] ev	ent	
											whe	n ri	ising	ec	dge	on	pir	١.														
			HiToLo	2							Task	mo	ode:	Cle	ear	pir	fro	m	TUC	[n]	tas	k. E	ven	t m	ode	: G	ene	rate	e IN	[n]	ever	nt
											whe	n fa	alling	g e	dge	or	n pi	٦.														
			Toggle	3							Task	mo	ode:	То	ggle	p	in f	rom	OU	T[r	1]. E	ver	it m	ode	e: G	ene	rate	e IN	l[n]	wh	en a	ny
											char	nge	on p	oin	١.																	
E	RW	OUTINIT									Whe	en ii	n tas	sk r	mod	le:	Init	ial	valu	e c	f th	e o	utpı	ut w	hei	n th	e G	PIC	TE	cha	nnel	lis
											conf	igu	red.	W	'hen	in	ev	ent	mo	de:	No	effe	ect.									
			Low	0							Task	mo	ode:	Ini	itial	va	lue	of	oin l	oef	ore	tasl	k tri	gge	ring	is l	ow					
			High	1							Task	mo	ode:	Ini	itial	va	lue	of	oin l	oef	ore	tasl	k tri	gge	ring	is l	high	1				



6.11 I²S — Inter-IC sound interface

The I²S (Inter-IC Sound) module, supports the original two-channel I²S format, and left or right-aligned formats. It implements EasyDMA for sample transfer directly to and from RAM without CPU intervention.

The I²S peripheral has the following main features:

- Master and Slave mode
- Simultaneous bi-directional (TX and RX) audio streaming
- Original I²S and left- or right-aligned format
- 8, 16 and 24-bit sample width
- · Low-jitter Master Clock generator
- Various sample rates




Figure 51: I²S master

6.11.1 Mode

The I²S protocol specification defines two modes of operation, Master and Slave.

The I²S mode decides which of the two sides (Master or Slave) shall provide the clock signals LRCK and SCK, and these signals are always supplied by the Master to the Slave.

6.11.2 Transmitting and receiving

The I²S module supports both transmission (TX) and reception (RX) of serial data. In both cases the serial data is shifted synchronously to the clock signals SCK and LRCK.

TX data is written to the SDOUT pin on the falling edge of SCK, and RX data is read from the SDIN pin on the rising edge of SCK. The most significant bit (MSB) is always transmitted first.

NORDIC

TX and RX are available in both Master and Slave modes and can be enabled/disabled independently in the CONFIG.TXEN on page 404 and CONFIG.RXEN on page 404.

Transmission and/or reception is started by triggering the START task. When started and transmission is enabled (in CONFIG.TXEN on page 404), the TXPTRUPD event will be generated for every RXTXD.MAXCNT on page 407 number of transmitted data words (containing one or more samples). Similarly, when started and reception is enabled (in CONFIG.RXEN on page 404), the RXPTRUPD event will be generated for every RXTXD.MAXCNT on page 407 received data words.




Figure 52: Transmitting and receiving. CONFIG.FORMAT = Aligned, CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo, RXTXD.MAXCNT = 1.

6.11.3 Left right clock (LRCK)

The Left Right Clock (LRCK), often referred to as "word clock", "sample clock" or "word select" in I²S context, is the clock defining the frames in the serial bit streams sent and received on SDOUT and SDIN, respectively.

In I2S mode, each frame contains one left and right sample pair, with the left sample being transferred during the low half period of LRCK followed by the right sample being transferred during the high period of LRCK.

In Aligned mode, each frame contains one left and right sample pair, with the left sample being transferred during the high half period of LRCK followed by the right sample being transferred during the low period of LRCK.

Consequently, the LRCK frequency is equivalent to the audio sample rate.

When operating in Master mode, the LRCK is generated from the MCK, and the frequency of LRCK is then given as:

```
LRCK = MCK / CONFIG.RATIO
```

LRCK always toggles around the falling edge of the serial clock SCK.

6.11.4 Serial clock (SCK)

The serial clock (SCK), often referred to as the serial bit clock, pulses once for each data bit being transferred on the serial data lines SDIN and SDOUT.



When operating in Master mode the SCK is generated from the MCK, and the frequency of SCK is then given as:

```
SCK = 2 * LRCK * CONFIG.SWIDTH
```

The falling edge of the SCK falls on the toggling edge of LRCK.

When operating in Slave mode SCK is provided by the external I²S master.

6.11.5 Master clock (MCK)

The master clock (MCK) is the clock from which LRCK and SCK are derived when operating in Master mode.

The MCK is generated by an internal MCK generator. This generator always needs to be enabled when in Master mode, but the generator can also be enabled when in Slave mode. Enabling the generator when in slave mode can be useful in the case where the external Master is not able to generate its own master clock.

The MCK generator is enabled/disabled in the register CONFIG.MCKEN on page 404, and the generator is started or stopped by the START or STOP tasks.

In Master mode the LRCK and the SCK frequencies are closely related, as both are derived from MCK and set indirectly through CONFIG.RATIO on page 405 and CONFIG.SWIDTH on page 406.

When configuring these registers, the user is responsible for fulfilling the following requirements:

1. SCK frequency can never exceed the MCK frequency, which can be formulated as:

```
CONFIG.RATIO >= 2 * CONFIG.SWIDTH
```

2. The MCK/LRCK ratio shall be a multiple of 2 * CONFIG.SWIDTH, which can be formulated as:

```
Integer = (CONFIG.RATIO / (2 * CONFIG.SWIDTH))
```

The MCK signal can be routed to an output pin (specified in PSEL.MCK) to supply external I²S devices that require the MCK to be supplied from the outside.

When operating in Slave mode, the I²S module does not use the MCK and the MCK generator does not need to be enabled.




Figure 53: Relation between RATIO, MCK and LRCK.



Desired LRCK [Hz]	CONFIG.SWID	CONFIG.RATIO	CONFIG.MCKF	MCK [Hz]	LRCK [Hz]	LRCK error [%]
16000	16Bit	32X	32MDIV63	507936.5	15873.0	-0.8
16000	16Bit	64X	32MDIV31	1032258.1	16129.0	0.8
16000	16Bit	256X	32MDIV8	4000000.0	15625.0	-2.3
32000	16Bit	32X	32MDIV31	1032258.1	32258.1	0.8
32000	16Bit	64X	32MDIV16	2000000.0	31250.0	-2.3
44100	16Bit	32X	32MDIV23	1391304.3	43478.3	-1.4
44100	16Bit	64X	32MDIV11	2909090.9	45454.5	3.1

Table 21: Configuration examples

6.11.6 Width, alignment and format

The CONFIG.SWIDTH register primarily defines the sample width of the data written to memory. In master mode, it then also sets the amount of bits per frame. In Slave mode it controls padding/trimming if required. Left, right, transmitted, and received samples always have the same width. The CONFIG.FORMAT register specifies the position of the data frames with respect to the LRCK edges in both Master and Slave modes.

When using I²S format, the first bit in a half-frame (containing one left or right sample) gets sampled on the second rising edge of the SCK after a LRCK edge. When using Aligned mode, the first bit in a half-frame gets sampled on the first rising edge of SCK following a LRCK edge.

For data being received on SDIN the sample value can be either right or left-aligned inside a half-frame, as specified in CONFIG.ALIGN on page 406. CONFIG.ALIGN on page 406 affects only the decoding of the incoming samples (SDIN), while the outgoing samples (SDOUT) are always left-aligned (or justified).

When using left-alignment, each half-frame starts with the MSB of the sample value (both for data being sent on SDOUT and received on SDIN).

When using right-alignment, each half-frame of data being received on SDIN ends with the LSB of the sample value, while each half-frame of data being sent on SDOUT starts with the MSB of the sample value (same as for left-alignment).

In Master mode, the size of a half-frame (in number of SCK periods) equals the sample width (in number of bits), and in this case the alignment setting does not care as each half-frame in any case will start with the MSB and end with the LSB of the sample value.

In slave mode, however, the sample width does not need to equal the frame size. This means you might have extra or fewer SCK pulses per half-frame than what the sample width specified in CONFIG.SWIDTH requires.

In the case where we use **left-alignment** and the number of SCK pulses per half-frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits after the LSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0.

In the case where we use **left-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

Data sent and received on SDOUT and SDIN will be truncated with the LSBs being removed first.

In the case where we use **right-alignment** and the number of SCK pulses per frame is **higher** than the sample width, the following will apply:

NORDIC*

- For data received on SDIN, all bits before the MSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0 (same behavior as for leftalignment).

In the case where we use **right-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

- Data received on SDIN will be sign-extended to "sample width" number of bits before being written to memory.
- Data sent on SDOUT will be truncated with the LSBs being removed first (same behavior as for leftalignment).




Figure 54: 1²S format. CONFIG.SWIDTH equalling half-frame size.




Figure 55: Aligned format. CONFIG.SWIDTH equalling half-frame size.

6.11.7 EasyDMA

The I²S module implements EasyDMA for accessing internal Data RAM without CPU intervention.

The source and destination pointers for the TX and RX data are configured in TXD.PTR on page 407 and RXD.PTR on page 407. The memory pointed to by these pointers will only be read or written when TX or RX are enabled in CONFIG.TXEN on page 404 and CONFIG.RXEN on page 404.

The addresses written to the pointer registers TXD.PTR on page 407 and RXD.PTR on page 407 are double-buffered in hardware, and these double buffers are updated for every RXTXD.MAXCNT on page 407 words (containing one or more samples) read/written from/to memory. The events TXPTRUPD and RXPTRUPD are generated whenever the TXD.PTR and RXD.PTR are transferred to these double buffers.

If TXD.PTR on page 407 is not pointing to the Data RAM region when transmission is enabled, or RXD.PTR on page 407 is not pointing to the Data RAM region when reception is enabled, an EasyDMA transfer may result in a HardFault and/or memory corruption. See Memory on page 21 for more information about the different memory regions.

Due to the nature of I²S, where the number of transmitted samples always equals the number of received samples (at least when both TX and RX are enabled), one common register RXTXD.MAXCNT on page 407 is used for specifying the sizes of these two memory buffers. The size of the buffers is specified in a number of 32-bit words. Such a 32-bit memory word can either contain four 8-bit samples, two 16-bit samples or one right-aligned 24-bit sample sign extended to 32 bit.

In stereo mode (CONFIG.CHANNELS=Stereo), the samples are stored as "left and right sample pairs" in memory. Figure Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo. on page 396, Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo. on page 396 and Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo. on page 397 show how the samples are mapped to memory in this mode. The mapping is valid for both RX and TX.

In mono mode (CONFIG.CHANNELS=Left or Right), RX sample from only one channel in the frame is stored in memory, the other channel sample is ignored. Illustrations Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left. on page 396, Memory mapping for 16 bit mono, left



channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left. on page 396 and Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left. on page 397 show how RX samples are mapped to memory in this mode.

For TX, the same outgoing sample read from memory is transmitted on both left and right in a frame, resulting in a mono output stream.




Figure 56: Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo.

	31 24	23 16	15 8	7 0
x.PTR	Left sample 3	Left sample 2	Left sample 1	Left sample 0
x.PTR + 4	Left sample 7	Left sample 6	Left sample 5	Left sample 4
x.PTR + n - 4	Left sample n-1	Left sample n-2	Left sample n-3	Left sample n-4

Figure 57: Memory mapping for 8 bit mono. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Left.

	31 16	15	0
x.PTR	Right sample 0	Left sample 0	
x.PTR + 4	Right sample 1	Left sample 1	
x.PTR + (n*4) - 4	Right sample n - 1	Left sample n - 1	

Figure 58: Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo.

	31 1	16 15	
x.PTR	Left sample 1	Left sample 0	
x.PTR + 4	Left sample 3	Left sample 2	
x.PTR + (n*2) - 4	Left sample n - 1	Left sample n - 2	

Figure 59: Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.



	31	23 0
x.PTR	Sign ext.	Left sample 0
x.PTR + 4	Sign ext.	Right sample 0
x.PTR + (n*8) - 8	Sign ext.	Left sample n - 1
x.PTR + (n*8) - 4	Sign ext.	Right sample n - 1

Figure 60: Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo.




Figure 61: Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.

6.11.8 Module operation

Described here is a typical operating procedure for the I²S module.



1. Configure the I²S module using the CONFIG registers

```
// Enable reception
NRF_I2S->CONFIG.RXEN = (I2S_CONFIG_RXEN_RXEN_Enabled <<
                                     I2S CONFIG RXEN RXEN Pos);
// Enable transmission
NRF I2S->CONFIG.TXEN = (I2S CONFIG TXEN TXEN Enabled <<
                                      12S CONFIG TXEN TXEN Pos);
// Enable MCK generator
NRF_I2S->CONFIG.MCKEN = (I2S_CONFIG_MCKEN_MCKEN_Enabled <<
                                      12S CONFIG MCKEN MCKEN Pos);
// MCKFREQ = 4 MHz
NRF I2S->CONFIG.MCKFREQ = I2S CONFIG MCKFREQ MCKFREQ 32MDIV8 <<
                                      i2s_config_mckfreq_mckfreq pos;
// Ratio = 256
NRF I2S->CONFIG.RATIO = I2S CONFIG RATIO RATIO 256X <<
                                      12S CONFIG RATIO RATIO Pos;
// MCKFREQ = 4 MHz and Ratio = 256 gives sample rate = 15.625 \text{ ks/s}
// Sample width = 16 bit
NRF_I2S->CONFIG.SWIDTH = I2S_CONFIG_SWIDTH_SWIDTH_16Bit <<
                                      12S CONFIG SWIDTH SWIDTH Pos;
// Alignment = Left
NRF_I2S->CONFIG.ALIGN = I2S_CONFIG_ALIGN_ALIGN_Left <<
                                      12S CONFIG ALIGN ALIGN Pos;
// Format = I2S
NRF_I2S->CONFIG.FORMAT = I2S_CONFIG_FORMAT_FORMAT_I2S <<
                                       I2S CONFIG FORMAT FORMAT Pos;
// Use stereo
NRF I2S->CONFIG.CHANNELS = I2S CONFIG CHANNELS CHANNELS Stereo <<
                                      12S CONFIG CHANNELS CHANNELS Pos;
```

2. Map IO pins using the PINSEL registers

```
// MCK routed to pin 0
NRF I2S->PSEL.MCK = (0 << I2S PSEL MCK PIN Pos) |
                    (I2S_PSEL_MCK_CONNECT_Connected <<
                                                I2S PSEL MCK CONNECT Pos);
// SCK routed to pin 1
NRF_I2S->PSEL.SCK = (1 << I2S_PSEL_SCK_PIN_Pos) |
                   (I2S PSEL SCK CONNECT Connected <<
                                                I2S PSEL SCK CONNECT Pos);
// LRCK routed to pin 2
NRF I2S->PSEL.LRCK = (2 << I2S PSEL LRCK PIN Pos) |
                     (I2S_PSEL_LRCK_CONNECT_Connected <<
                                                 I2S PSEL LRCK CONNECT Pos);
// SDOUT routed to pin 3
NRF I2S->PSEL.SDOUT = (3 << I2S_PSEL_SDOUT_PIN_Pos) |
                      (I2S PSEL SDOUT CONNECT Connected <<
                                                I2S PSEL SDOUT CONNECT Pos);
// SDIN routed on pin 4
NRF I2S->PSEL.SDIN = (4 << I2S PSEL SDIN PIN Pos) |
                     (I2S PSEL SDIN CONNECT Connected <<
                                                12S PSEL SDIN CONNECT Pos);
```



3. Configure TX and RX data pointers using the TXD, RXD and RXTXD registers

```
NRF_I2S->TXD.PTR = my_tx_buf;
NRF_I2S->RXD.PTR = my_rx_buf;
NRF_I2S->TXD.MAXCNT = MY_BUF_SIZE;
```

4. Enable the I²S module using the ENABLE register

```
NRF_I2S->ENABLE = 1;
```

5. Start audio streaming using the START task

```
NRF_I2S->TASKS_START = 1;
```

6. Handle received and transmitted data when receiving the TXPTRUPD and RXPTRUPD events

```
if(NRF_I2S->EVENTS_TXPTRUPD != 0)
{
    NRF_I2S->TXD.PTR = my_next_tx_buf;
    NRF_I2S->EVENTS_TXPTRUPD = 0;
}

if(NRF_I2S->EVENTS_RXPTRUPD != 0)
{
    NRF_I2S->RXD.PTR = my_next_rx_buf;
    NRF_I2S->EVENTS_RXPTRUPD = 0;
}
```

6.11.9 Pin configuration

The MCK, SCK, LRCK, SDIN and SDOUT signals associated with the I²S module are mapped to physical pins according to the pin numbers specified in the PSEL.x registers.

These pins are acquired whenever the I²S module is enabled through the register ENABLE on page 403.

When a pin is acquired by the I²S module, the direction of the pin (input or output) will be configured automatically, and any pin direction setting done in the GPIO module will be overridden. The directions for the various I²S pins are shown below in GPIO configuration before enabling peripheral (master mode) on page 399 and GPIO configuration before enabling peripheral (slave mode) on page 400.

To secure correct signal levels on the pins when the system is in OFF mode, and when the I²S module is disabled, these pins must be configured in the GPIO peripheral directly.

I ² S signal	I ² S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Output	0	
SCK	As specified in PSEL.SCK	Output	0	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 22: GPIO configuration before enabling peripheral (master mode)



I ² S signal	I ² S pin	Direction	Output value	Comment
МСК	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 23: GPIO configuration before enabling peripheral (slave mode)

6.11.10 Registers

Instances

Instance	Base address	Description
12S	0x40025000	Inter-IC sound interface

Register overview


Register	Offset	Description
TASKS_START	0x000	Starts continuous I2S transfer. Also starts MCK generator when this is enabled.
TASKS_STOP	0x004	Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the STOPPED event to be generated.
EVENTS_RXPTRUPD	0x104	The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started
		and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on
		the SDIN pin.
EVENTS_STOPPED	0x108	I2S transfer stopped.
EVENTS_TXPTRUPD	0x114	The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started
		and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the $$
		SDOUT pin.
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable I2S module.
CONFIG.MODE	0x504	I2S mode.
CONFIG.RXEN	0x508	Reception (RX) enable.
CONFIG.TXEN	0x50C	Transmission (TX) enable.
CONFIG.MCKEN	0x510	Master clock generator enable.
CONFIG.MCKFREQ	0x514	Master clock generator frequency.
CONFIG.RATIO	0x518	MCK / LRCK ratio.
CONFIG.SWIDTH	0x51C	Sample width.
CONFIG.ALIGN	0x520	Alignment of sample within a frame.
CONFIG.FORMAT	0x524	Frame format.
CONFIG.CHANNELS	0x528	Enable channels.
RXD.PTR	0x538	Receive buffer RAM start address.
TXD.PTR	0x540	Transmit buffer RAM start address.
RXTXD.MAXCNT	0x550	Size of RXD and TXD buffers.
PSEL.MCK	0x560	Pin select for MCK signal.
PSEL.SCK	0x564	Pin select for SCK signal.
PSEL.LRCK	0x568	Pin select for LRCK signal.
PSEL.SDIN	0x56C	Pin select for SDIN signal.
PSEL.SDOUT	0x570	Pin select for SDOUT signal.



6.11.10.1 TASKS_START

Address offset: 0x000


Starts continuous I2S transfer. Also starts MCK generator when this is enabled.



6.11.10.2 TASKS STOP

Address offset: 0x004


Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the STOPPED event to be generated.



6.11.10.3 EVENTS_RXPTRUPD

Address offset: 0x104


The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on the SDIN pin.



6.11.10.4 EVENTS_STOPPED

Address offset: 0x108 I2S transfer stopped.






6.11.10.5 EVENTS TXPTRUPD

Address offset: 0x114


The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the SDOUT pin.



6.11.10.6 INTEN

Address offset: 0x300

Enable or disable interrupt



6.11.10.7 INTENSET

Address offset: 0x304

Enable interrupt



Bit nu	mber			31 30 29 28 27 26 25 24	‡ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F C B
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
В	RW	RXPTRUPD			Write '1' to enable interrupt for event RXPTRUPD
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	TXPTRUPD			Write '1' to enable interrupt for event TXPTRUPD
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.11.10.8 INTENCLR

Address offset: 0x308


Disable interrupt

Bit nur	mber			31 30 29 28 27 26 25 24	1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F C B
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
В	RW	RXPTRUPD			Write '1' to disable interrupt for event RXPTRUPD
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	TXPTRUPD			Write '1' to disable interrupt for event TXPTRUPD
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.11.10.9 ENABLE

Address offset: 0x500 Enable I2S module.

Bit nu	ımber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	0x0000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	ENABLE			Enable I2S module.
			Disabled	0	Disable
			Enabled	1	Enable






6.11.10.10 CONFIG.MODE


Address offset: 0x504

I2S mode.



6.11.10.11 CONFIG.RXEN


Address offset: 0x508 Reception (RX) enable.



6.11.10.12 CONFIG.TXEN

Address offset: 0x50C

Transmission (TX) enable.



6.11.10.13 CONFIG.MCKEN

Address offset: 0x510

Master clock generator enable.



Bit nu	mber			31 3	0 29 2	28 2 ⁻	7 26	25	24	23	22 :	21 2	0 19	9 18	17	16	15 :	14 1	13 1	2 11	l 10	9	8	7	6	5	4	3	2	1 0
ID																														Α
Reset	0x000	00001		0 0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 1
ID																														
Α	RW	MCKEN								Ma	ster	clo	ck g	ene	rato	r en	nabl	e.												
			Disabled	0						Ma	ster	clo	ck g	ene	rato	r di	sabl	ed	and	PSE	L.M	CK ı	not	cor	nec	cted	d(av	aila	ble	as
										GPI	10).																			
			Enabled	1						Ma	ster	clo	ck g	ene	rato	r ru	nniı	ng a	ınd	MCk	out	tpu	t on	PS	EL.ľ	MCI	K.			

6.11.10.14 CONFIG.MCKFREQ

Address offset: 0x514

Master clock generator frequency.

Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A	. A A A A A A A A A A A A A A A A A A A
Rese	t 0x200	00000		0 0 1 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	MCKFREQ			Master clock generator frequency.
			32MDIV8	0x20000000	32 MHz / 8 = 4.0 MHz
			32MDIV10	0x18000000	32 MHz / 10 = 3.2 MHz
			32MDIV11	0x16000000	32 MHz / 11 = 2.9090909 MHz
			32MDIV15	0x11000000	32 MHz / 15 = 2.1333333 MHz
			32MDIV16	0x10000000	32 MHz / 16 = 2.0 MHz
			32MDIV21	0x0C000000	32 MHz / 21 = 1.5238095
			32MDIV23	0x0B000000	32 MHz / 23 = 1.3913043 MHz
			32MDIV30	0x0880000	32 MHz / 30 = 1.0666667 MHz
			32MDIV31	0x08400000	32 MHz / 31 = 1.0322581 MHz
			32MDIV32	0x08000000	32 MHz / 32 = 1.0 MHz
			32MDIV42	0x06000000	32 MHz / 42 = 0.7619048 MHz
			32MDIV63	0x04100000	32 MHz / 63 = 0.5079365 MHz
			32MDIV125	0x020C0000	32 MHz / 125 = 0.256 MHz

6.11.10.15 CONFIG.RATIO

Address offset: 0x518

MCK / LRCK ratio.


Bit nu	ımber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A
Reset	0x000	00006		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	RATIO			MCK / LRCK ratio.
			32X	0	LRCK = MCK / 32
			48X	1	LRCK = MCK / 48
			64X	2	LRCK = MCK / 64
			96X	3	LRCK = MCK / 96
			128X	4	LRCK = MCK / 128
			192X	5	LRCK = MCK / 192
			256X	6	LRCK = MCK / 256
			384X	7	LRCK = MCK / 384
			512X	8	LRCK = MCK / 512



6.11.10.16 CONFIG.SWIDTH

Address offset: 0x51C


Sample width.



6.11.10.17 CONFIG.ALIGN

Address offset: 0x520


Alignment of sample within a frame.



6.11.10.18 CONFIG.FORMAT

Address offset: 0x524

Frame format.




6.11.10.19 CONFIG.CHANNELS

Address offset: 0x528

Enable channels.





6.11.10.20 RXD.PTR

Address offset: 0x538

Receive buffer RAM start address.

Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	L 20	0 19	9 18	8 1	7 1	6 1	5 14	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3	2	1	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	. A	A	. Δ	Α Α	. 4	, Δ	. Δ	. 4	A	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	PTR									Re	cei	ve l	buf	ffer	Da	ta F	RAN	∕l st	art	ado	dres	s. V	Vhe	n re	ecei	vin	g, w	oro	ds c	ont	aini	ing	
											saı	mp	les	wil	ll be	e w	ritt	en 1	to t	his	ado	lres	s. T	his	add	lres	s is	a w	orc	d ali	igne	d D	ata	
											RA	М	ado	dre	SS.																			

6.11.10.21 TXD.PTR

Address offset: 0x540

Transmit buffer RAM start address.

Bit n	umber		31	30	29	28	27 :	26 2	25 :	24 :	23	22	21	20	19	18	17	16	15	14 :	13	12	11	10	9	8	7	6	5	4	3	2	1 (
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α Δ
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID											Des																						
Α	RW	PTR								-	Trai	nsn	nit l	buf	fer	Dat	a R	ΑM	sta	rt a	dd	ress	. V	Vhe	n t	ran	smi	ttin	ıg, ı	wor	ds		
										(con	ıtaiı	ninį	g sa	ımp	oles	wil	l be	fet	che	ed f	fron	n th	nis a	add	res	s. T	his	ad	dres	s is	a w	ord
											alig	nec	d D	ata	RA	Ма	ddı	ess															

6.11.10.22 RXTXD.MAXCNT

Address offset: 0x550

Size of RXD and TXD buffers.

E	Bit number		31 30 29 28 2	7 26 25 24	23 22 3	21 20 1	.9 18 1	7 16 1	L5 14	13 1	2 11	10	9 8	7	6	5	4 3	3 2	1	0
1	D									A A	A	Α	A A	A	Α	Α	A A	A A	Α	Α
F	Reset 0x00000000		0 0 0 0	0 0 0	0 0	0 0	0 0 (0 0	0 0	0 0	0	0	0 0	0	0	0	0 (0	0	0
1	D R/W Field	Value ID	Value		Descrip	otion														

RW MAXCNT Size of RXD and TXD buffers in number of 32 bit words.

6.11.10.23 PSEL.MCK

Address offset: 0x560
Pin select for MCK signal.



Bit nu	mber			31 30 29 28 27 26 25 24	\$ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Reset	0xFFFI	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
B C	RW RW	PORT CONNECT		[01]	Port number Connection
B C			Disconnected	[01]	

6.11.10.24 PSEL.SCK

Address offset: 0x564

Pin select for SCK signal.

Bit nu	Bit number		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				С	B A A A A A
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
А	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.11.10.25 PSEL.LRCK

Address offset: 0x568

Pin select for LRCK signal.

Bit nu	umber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.11.10.26 PSEL.SDIN

Address offset: 0x56C

Pin select for SDIN signal.



Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	вааа
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.11.10.27 PSEL.SDOUT

Address offset: 0x570

Pin select for SDOUT signal.

Bit no	Bit number		31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		С	B A A A A A		
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.11.11 Electrical specification

6.11.11.1 I2S timing specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{S_SDIN}	SDIN setup time before SCK rising	20			ns
t _{H_SDIN}	SDIN hold time after SCK rising	15			ns
t _{S_SDOUT}	SDOUT setup time after SCK falling	40			ns
t _{H_SDOUT}	SDOUT hold time before SCK falling	6			ns
t _{SCK_LRCK}	SCLK falling to LRCK edge	-5	0	5	ns
f _{MCK}	MCK frequency			4000	kHz
f_{LRCK}	LRCK frequency			48	kHz
f_{SCK}	SCK frequency			2000	kHz
DC _{CK}	Clock duty cycle (MCK, LRCK, SCK)	45		55	%




Figure 62: I2S timing diagram



6.12 LPCOMP — Low-power comparator

Low-power comparator (LPCOMP) compares an input voltage against a reference voltage.

Listed here are the main features of LPCOMP:

- 0 VDD input range
- Ultra-low power
- Eight input options (AINO to AIN7)
- Reference voltage options:
 - · Two external analog reference inputs, or
 - 15-level internal reference ladder (VDD/16)
- · Optional hysteresis enable on input
- Can be used as a wakeup source from System OFF mode

In System ON, the LPCOMP can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the selected reference. The block can be configured to use any of the analog inputs on the device. Additionally, the low-power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

Note: LPCOMP cannot be used (STARTed) at the same time as COMP. Only one comparator can be used at a time.




Figure 63: Low-power comparator

The wakeup comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected via the PSEL register, against a reference voltage (VIN-) selected via registers REFSEL on page 416 and EXTREFSEL.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

The HYST register allows enabling an optional hysteresis in the comparator core. This hysteresis shall prevent noise on the signal to create unwanted events. Figure below illustrates the effect of an active hysteresis on a noisy input signal. It is disabled by default, and shall be configured before enabling LPCOMP as well.






Figure 64: Effect of hysteresis on a noisy input signal

The LPCOMP is started by triggering the START task. After a startup time of $t_{LPCOMP,STARTUP}$, the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event. When hysteresis is enabled, the upward crossing level becomes (VIN- + VHYST/2), and the downward crossing level becomes (VIN- - VHYST/2).

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register. See POWER — Power supply on page 81 for more information about power modes. Note that it is not allowed to go to System OFF when a READY event is pending to be generated.

All LPCOMP registers, including ENABLE, are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (ANADETECT on page 417) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to RESULT on page 415 by triggering the SAMPLE task.

See RESETREAS on page 95 for more information on how to detect a wakeup from LPCOMP.

6.12.1 Shared resources

The LPCOMP shares analog resources with SAADC. While it is possible to use the SAADC at the same time as the LPCOMP, selecting the same analog input pin for both modules is not supported.

Additionally, LPCOMP shares registers and other resources with other peripherals that have the same ID as the LPCOMP. See Peripherals with shared ID on page 174 for more information.

The LPCOMP peripheral shall not be disabled (by writing to the ENABLE register) before the peripheral has been stopped. Failing to do so may result in unpredictable behavior.

6.12.2 Pin configuration

You can use the LPCOMP.PSEL register to select one of the analog input pins, **AINO** through **AIN7**, as the analog input pin for the LPCOMP.

See GPIO — General purpose input/output on page 322 for more information about the pins. Similarly, you can use EXTREFSEL on page 417 to select one of the analog reference input pins, **AINO** and **AIN1**,



as input for AREF in case AREF is selected in EXTREFSEL on page 417. The selected analog pins will be acquired by the LPCOMP when it is enabled through ENABLE on page 416.

6.12.3 Registers

Instances

Instance	Base address	Description
LPCOMP	0x40013000	Low power comparator


Register overview

Register	Offset	Description
TASKS_START	0x000	Start comparator
TASKS_STOP	0x004	Stop comparator
TASKS_SAMPLE	0x008	Sample comparator value
EVENTS_READY	0x100	LPCOMP is ready and output is valid
EVENTS_DOWN	0x104	Downward crossing
EVENTS_UP	0x108	Upward crossing
EVENTS_CROSS	0x10C	Downward or upward crossing
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	Enable LPCOMP
PSEL	0x504	Input pin select
REFSEL	0x508	Reference select
EXTREFSEL	0x50C	External reference select
ANADETECT	0x520	Analog detect configuration
HYST	0x538	Comparator hysteresis enable

6.12.3.1 TASKS_START

Address offset: 0x000

Start comparator



6.12.3.2 TASKS_STOP

Address offset: 0x004


Stop comparator



Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID					Description
Α	W	TASKS_STOP			Stop comparator
			Trigger	1	Trigger task

6.12.3.3 TASKS_SAMPLE


Address offset: 0x008
Sample comparator value



6.12.3.4 EVENTS_READY

Address offset: 0x100


LPCOMP is ready and output is valid



6.12.3.5 EVENTS DOWN

Address offset: 0x104


Downward crossing



6.12.3.6 EVENTS UP

Address offset: 0x108
Upward crossing






6.12.3.7 EVENTS_CROSS

Address offset: 0x10C

Downward or upward crossing



6.12.3.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY_SAMPLE			Shortcut between event READY and task SAMPLE
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	READY_STOP			Shortcut between event READY and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	DOWN_STOP			Shortcut between event DOWN and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	UP_STOP			Shortcut between event UP and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
E	RW	CROSS_STOP			Shortcut between event CROSS and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.12.3.9 INTENSET

Address offset: 0x304

Enable interrupt



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to enable interrupt for event READY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to enable interrupt for event DOWN
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to enable interrupt for event UP
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to enable interrupt for event CROSS
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.12.3.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D C B A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to disable interrupt for event READY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	DOWN			Write '1' to disable interrupt for event DOWN
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	UP			Write '1' to disable interrupt for event UP
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	CROSS			Write '1' to disable interrupt for event CROSS
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.12.3.11 RESULT

Address offset: 0x400

Compare result



Bit nu	mber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	RESULT			Result of last compare. Decision point SAMPLE task.
			Below	0	Input voltage is below the reference threshold (VIN+ < VIN-)
			Above	1	Input voltage is above the reference threshold (VIN+ > VIN-)

6.12.3.12 ENABLE

Address offset: 0x500 Enable LPCOMP

Bit n	umber			31 30 29 2	28 27 26	6 25 2	4 23 1	22 21	20 1	9 18	17 1	6 15	14 1	.3 12	11	10 9	8	7	6	5	4	3 2	2 1	0
ID																							Α	A
Rese	t 0x000	00000		0 0 0	0 0 0	0 (0 0	0 0	0 0	0	0 (0 0	0	0 0	0	0 (0	0	0	0	0	0 (0	0
ID																								
Α	RW	ENABLE					Ena	ble or	disal	ble Ll	PCON	ИP												
			Disabled	0			Disa	able																
			Enabled	1			Ena	ble																

6.12.3.13 PSEL

Address offset: 0x504


Input pin select

Dit n	umber				21	20.2	0.20	27	20.5	יר ז.	1 22	22.2	1 20	10.1	10 1	7 1 (1 Г 1	1 1	2 12	11	10	9 8	. 7	_	_	1	2	2	1 0
BIL III	umber				31.	3U Z	9 28	21	20 2	25 24	+ 23	22 2	1 20	19 .	10 1.	10	15 1	.4 1.	3 12	11	10	9 8	· /	6		4	3	2	1 0
ID																												Α	A A
Rese	t 0x000	00000			0	0 0	0	0	0	0 0	0	0 (0 0	0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0 0
ID																													
Α	RW	PSEL									An	alog	pin s	elect	t														
			Analogi	nput0	0						AIN	10 se	lecte	d as	ana	og ir	put												
			Analogi	nput1	1						AIN	√1 se	lecte	d as	ana	og ir	put												
			Analogi	nput2	2						AIN	I2 se	lecte	d as	ana	og ir	put												
			Analogi	nput3	3						AIN	13 se	lecte	d as	ana	og ir	put												
			Analogi	nput4	4						AIN	14 se	lecte	d as	ana	og ir	put												
			Analogi	nput5	5						AIN	15 se	lecte	d as	ana	og ir	put												
			Analogi	nput6	6						AIN	16 se	lecte	d as	ana	og ir	put												
			Analogi	nput7	7						AIN	17 se	lecte	d as	ana	og ir	put												

6.12.3.14 REFSEL

Address offset: 0x508

Reference select








Bit number		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			ААА
Reset 0x00000004		0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ID R/W Field			Description
	Ref3_8Vdd	2	VDD * 3/8 selected as reference
	Ref4_8Vdd	3	VDD * 4/8 selected as reference
	Ref5_8Vdd	4	VDD * 5/8 selected as reference
	Ref6_8Vdd	5	VDD * 6/8 selected as reference
	Ref7_8Vdd	6	VDD * 7/8 selected as reference
	ARef	7	External analog reference selected
	Ref1_16Vdd	8	VDD * 1/16 selected as reference
	Ref3_16Vdd	9	VDD * 3/16 selected as reference
	Ref5_16Vdd	10	VDD * 5/16 selected as reference
	Ref7_16Vdd	11	VDD * 7/16 selected as reference
	Ref9_16Vdd	12	VDD * 9/16 selected as reference
	Ref11_16Vdd	13	VDD * 11/16 selected as reference
	Ref13_16Vdd	14	VDD * 13/16 selected as reference
	Ref15_16Vdd	15	VDD * 15/16 selected as reference

6.12.3.15 EXTREFSEL


Address offset: 0x50C
External reference select



6.12.3.16 ANADETECT

Address offset: 0x520

Analog detect configuration



6.12.3.17 HYST

Address offset: 0x538

Comparator hysteresis enable

Bit no	umber			31 30 2	29 28	27 2	6 25	24 23	3 22	21 2	20 1	.9 18	17	16 15	5 14	13 1	2 11	10	9 8	3 7	7 6	5	4	3	2 :	L 0
ID																										Α
Rese	t 0x000	00000		0 0	0 0	0 0	0	0 0	0	0	0 (0 0	0	0 0	0	0 0	0	0	0 (0	0	0	0	0	0 (0
ID																										
Α	RW	HYST						C	omp	arato	or h	yster	esis	enab	le											
			Disabled	0				C	omp	arato	or h	yster	esis	disak	oled											
			Enabled	1				C	omp	arato	or h	yster	esis	enab	led											

6.12.4 Electrical specification

6.12.4.1 LPCOMP Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{LPCANADET}	Time from VIN crossing (>=50 mV above threshold) to ANADETECT signal		5		μs
	generated				
V _{INPOFFSET}	Input offset including reference ladder error	-40		40	mV
V _{HYST}	Optional hysteresis		35		mV
t _{STARTUP}	Startup time for LPCOMP		140		μs

6.13 MWU — Memory watch unit

The Memory watch unit (MWU) can be used to generate events when a memory region is accessed by the CPU. The MWU can be configured to trigger events for access to Data RAM and Peripheral memory segments. The MWU allows an application developer to generate memory access events during development for debugging or during production execution for failure detection and recovery.

Listed here are the main features for MWU:

- Six memory regions, four user-configurable and two fixed regions in peripheral address space
- Flexible configuration of regions with START and END addresses
- Generate events on CPU read and/or write to a defined region of Data RAM or peripheral memory address space
- Programmable maskable or non-maskable (NMI) interrupt on events
- Peripheral interfaces can be watched for read and write access using subregions of the two fixed memory regions

Memory region	START address	END address
REGION[03]	Configurable	Configurable
PREGION[0]	0x4000000	0x4001FFFF
PREGION[1]	0x40020000	0x4003FFFF

Table 24: Memory regions

Each MWU region is defined by a start address and an end address, configured by the START and END registers respectively. These addresses are byte aligned and inclusive. The END register value has to be greater or equal to the START register value. Each region is associated with a pair of events that indicate that either a write access or a read access from the CPU has been detected inside the region.

For regions containing subregions (see below), a set of status registers PERREGION[0..1].SUBSTATWA and PERREGION[0..1].SUBSTATRA indicate which subregion(s) caused the EVENT_PREGION[0..1].WA and EVENT_PREGION[0..1].RA respectively.

The MWU is only able to detect memory accesses in the Data RAM and Peripheral memory segments from the CPU, see Memory on page 21 for more information about the different memory segments. EasyDMA



accesses are not monitored by the MWU. The MWU requires two HCLK cycles to detect and generate the event.

The peripheral regions, PREGION[0...1], are divided into 32 equally sized subregions, SR[0...31]. All subregions are excluded in the main region by default, and any can be included by specifying them in the SUBS register. When a subregion is excluded from the main region, the memory watch mechanism will not trigger any events when that subregion is accessed.

Subregions in PREGION[0..1] cannot be individually configured for read or write access watch. Watch configuration is only possible for a region as a whole. The PRGNiRA and PRGNiWA (i=0..1) fields in the REGIONEN register control watching read and write access.

REGION[0..3] can be individually enabled for read and/or write access watching through their respective RGNiRA and RGNiWA (i=0..3) fields in the REGIONEN register.

REGIONENSET and REGIONENCLR allow respectively enabling and disabling one or multiple REGIONs or PREGIONs watching in a single write access.

6.13.1 Registers

Instances

Instance	Base address	Description
MWU	0x40020000	Memory watch unit

Register overview

Register	Offset	Description
EVENTS_REGION[0].WA	0x100	Write access to region 0 detected
EVENTS_REGION[0].RA	0x104	Read access to region 0 detected
EVENTS_REGION[1].WA	0x108	Write access to region 1 detected
EVENTS_REGION[1].RA	0x10C	Read access to region 1 detected
EVENTS_REGION[2].WA	0x110	Write access to region 2 detected
EVENTS_REGION[2].RA	0x114	Read access to region 2 detected
EVENTS_REGION[3].WA	0x118	Write access to region 3 detected
EVENTS_REGION[3].RA	0x11C	Read access to region 3 detected
EVENTS_PREGION[0].WA	0x160	Write access to peripheral region 0 detected
EVENTS_PREGION[0].RA	0x164	Read access to peripheral region 0 detected
EVENTS_PREGION[1].WA	0x168	Write access to peripheral region 1 detected
EVENTS_PREGION[1].RA	0x16C	Read access to peripheral region 1 detected
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
NMIEN	0x320	Enable or disable interrupt
NMIENSET	0x324	Enable interrupt
NMIENCLR	0x328	Disable interrupt
PERREGION[0].SUBSTATWA	0x400	Source of event/interrupt in region 0, write access detected while corresponding subregion was
		enabled for watching
PERREGION[0].SUBSTATRA	0x404	Source of event/interrupt in region 0, read access detected while corresponding subregion was
		enabled for watching
PERREGION[1].SUBSTATWA	0x408	Source of event/interrupt in region 1, write access detected while corresponding subregion was
		enabled for watching
PERREGION[1].SUBSTATRA	0x40C	Source of event/interrupt in region 1, read access detected while corresponding subregion was
		enabled for watching



Register	Offset	Description
REGIONEN	0x510	Enable/disable regions watch
REGIONENSET	0x514	Enable regions watch
REGIONENCLR	0x518	Disable regions watch
REGION[0].START	0x600	Start address for region 0
REGION[0].END	0x604	End address of region 0
REGION[1].START	0x610	Start address for region 1
REGION[1].END	0x614	End address of region 1
REGION[2].START	0x620	Start address for region 2
REGION[2].END	0x624	End address of region 2
REGION[3].START	0x630	Start address for region 3
REGION[3].END	0x634	End address of region 3
PREGION[0].START	0x6C0	Reserved for future use
PREGION[0].END	0x6C4	Reserved for future use
PREGION[0].SUBS	0x6C8	Subregions of region 0
PREGION[1].START	0x6D0	Reserved for future use
PREGION[1].END	0x6D4	Reserved for future use
PREGION[1].SUBS	0x6D8	Subregions of region 1


6.13.1.1 EVENTS_REGION[0]

Peripheral events.

6.13.1.1.1 EVENTS_REGION[0].WA

Address offset: 0x100


Write access to region 0 detected



6.13.1.1.2 EVENTS_REGION[0].RA

Address offset: 0x104

Read access to region 0 detected



6.13.1.2 EVENTS_REGION[1]


Peripheral events.



6.13.1.2.1 EVENTS_REGION[1].WA

Address offset: 0x108


Write access to region 1 detected



6.13.1.2.2 EVENTS_REGION[1].RA

Address offset: 0x10C

Read access to region 1 detected




6.13.1.3 EVENTS_REGION[2]

Peripheral events.

6.13.1.3.1 EVENTS_REGION[2].WA

Address offset: 0x110

Write access to region 2 detected




6.13.1.3.2 EVENTS_REGION[2].RA

Address offset: 0x114

Read access to region 2 detected






6.13.1.4 EVENTS REGION[3]

Peripheral events.

6.13.1.4.1 EVENTS_REGION[3].WA

Address offset: 0x118


Write access to region 3 detected



6.13.1.4.2 EVENTS_REGION[3].RA

Address offset: 0x11C

Read access to region 3 detected



6.13.1.5 EVENTS PREGION[0]

Peripheral events.

6.13.1.5.1 EVENTS PREGION[0].WA

Address offset: 0x160

Write access to peripheral region 0 detected




Bit number	31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW WA		Write access to peripheral region 0 detected
NotGenerat	ed 0	Event not generated
Generated	1	Event generated

6.13.1.5.2 EVENTS_PREGION[0].RA

Address offset: 0x164

Read access to peripheral region 0 detected




6.13.1.6 EVENTS_PREGION[1]

Peripheral events.

6.13.1.6.1 EVENTS_PREGION[1].WA

Address offset: 0x168


Write access to peripheral region 1 detected



6.13.1.6.2 EVENTS_PREGION[1].RA

Address offset: 0x16C

Read access to peripheral region 1 detected







6.13.1.7 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	umber			31 30 29 28 27 2	4 23 22 21 20 19 18 17 16 15 14 1	13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID				L		HGFEDC	ВА
Reset	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0
Α	RW	REGION0WA			Enable or disable interrupt for ev	rent REGIONOWA	
			Disabled	0	Disable		
			Enabled	1	Enable		
В	RW	REGION0RA			Enable or disable interrupt for ev	vent REGIONORA	
			Disabled	0	Disable		
			Enabled	1	Enable		
С	RW	REGION1WA			Enable or disable interrupt for ev	vent REGION1WA	
			Disabled	0	Disable		
			Enabled	1	Enable		
D	RW	REGION1RA			Enable or disable interrupt for ev	vent REGION1RA	
			Disabled	0	Disable		
			Enabled	1	Enable		
Е	RW	REGION2WA			Enable or disable interrupt for ev	vent REGION2WA	
			Disabled	0	Disable		
			Enabled	1	Enable		
F	RW	REGION2RA			Enable or disable interrupt for ev	vent REGION2RA	
			Disabled	0	Disable		
			Enabled	1	Enable		
G	RW	REGION3WA			Enable or disable interrupt for ev	vent REGION3WA	
			Disabled	0	Disable		
			Enabled	1	Enable		
Н	RW	REGION3RA			Enable or disable interrupt for ev	vent REGION3RA	
			Disabled	0	Disable		
			Enabled	1	Enable		
I	RW	PREGIONOWA			Enable or disable interrupt for ev	vent PREGIONOWA	
			Disabled	0	Disable		
			Enabled	1	Enable		
J	RW	PREGIONORA			Enable or disable interrupt for ev	vent PREGIONORA	
			Disabled	0	Disable		
			Enabled	1	Enable		
K	RW	PREGION1WA			Enable or disable interrupt for ev	vent PREGION1WA	
			Disabled	0	Disable		
			Enabled	1	Enable		
L	RW	PREGION1RA			Enable or disable interrupt for ev	vent PREGION1RA	
			Disabled	0	Disable		
			Enabled	1	Enable		

6.13.1.8 INTENSET

Address offset: 0x304

Enable interrupt



Bit n	umber			31 30 29 28 27	26 25 24 2	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L	K J I	H G F E D C B A
Rese	t 0x000	00000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Field	Value ID	Value		Description
A	RW	REGION0WA	varae 15	varae		Vrite '1' to enable interrupt for event REGIONOWA
^	11.00	REGIONOWA	Set	1		nable
			Disabled	0		lead: Disabled
			Enabled	1		lead: Enabled
В	RW	REGIONORA	Enabled	-		Vrite '1' to enable interrupt for event REGIONORA
Ь	17.00	REGIONORA	Set	1		nable
			Disabled	0		lead: Disabled
			Enabled	1		lead: Enabled
С	RW	REGION1WA	Ellableu	1		
C	NVV	REGIONIWA	Set	1		Vrite '1' to enable interrupt for event REGION1WA
			Disabled	0		lead: Disabled
_	D) 4 /	DECLONADA	Enabled	1		lead: Enabled
D	RW	REGION1RA				Vrite '1' to enable interrupt for event REGION1RA
			Set	1		nable
			Disabled	0		lead: Disabled
			Enabled	1		lead: Enabled
E	RW	REGION2WA				Vrite '1' to enable interrupt for event REGION2WA
			Set	1		nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
F	RW	REGION2RA			'	Vrite '1' to enable interrupt for event REGION2RA
			Set	1		nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
G	RW	REGION3WA			`	Vrite '1' to enable interrupt for event REGION3WA
			Set	1	E	nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
Н	RW	REGION3RA			'	Vrite '1' to enable interrupt for event REGION3RA
			Set	1		nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
I	RW	PREGIONOWA			\	Vrite '1' to enable interrupt for event PREGIONOWA
			Set	1	ı	nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
J	RW	PREGIONORA			,	Vrite '1' to enable interrupt for event PREGIONORA
			Set	1		nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ſ	lead: Enabled
K	RW	PREGION1WA			1	Vrite '1' to enable interrupt for event PREGION1WA
			Set	1		nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled
L	RW	PREGION1RA			1	Vrite '1' to enable interrupt for event PREGION1RA
			Set	1	ſ	nable
			Disabled	0	ı	lead: Disabled
			Enabled	1	ı	lead: Enabled



6.13.1.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 3	30 2	9 28	8 27	26	25 :	24 23	3 2	2 22	1 20	0 1	9 1	8 :	17 1	.6	15 :	14	13	12	11	10	9	8	3 7	, ,	5 5	, 4	1 3	2	2 :	1 0
ID							L	K	J	ı																	Н	1 (G F	E		(: E	ВА
Reset	0x000	00000		0	0 (0 0	0 (0	0	0 0) (0 0	0 0) (0)	0	D	0	0	0	0	0	0	0	0	0) () () () () (0 0
ID			Value ID																															
A	RW	REGION0WA										e '1'			abl	le i	nte	rru	ot f	or	eve	ent	RE	GIC	ONC)W	A							
			Clear	1								ble																						
			Disabled	0								d: Di	isab	olec	4																			
			Enabled	1								d: Er																						
В	RW	REGIONORA										e '1'				le i	inte	rru	pt f	or	eve	ent	RE	GIC	ONC)R/	١							
			Clear	1								ble																						
			Disabled	0								d: Di	isab	oled	4																			
			Enabled	1								d: Er																						
С	RW	REGION1WA	2.102.100	-								e '1'				le i	nte	rru	nt f	or	eve	nt	RF	GIC	NI1	I \//	Δ							
		REGIONITAN	Clear	1								ble		uis	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				PC 1	0.				0.0	,,,,									
			Disabled	0								d: Di	icah	مماد	4																			
			Enabled	1								d: Er																						
D	RW	REGION1RA	Litabica	•								e '1'				iما	nto	rru	nt f	or	۵۷/	nt	RF	GIC	NI1	IR/	١							
U	IVV	REGIONINA	Clear	1								e i ble	. 10	uis	aui	ic i	iiice	ııu	μιi	UI	CVC	2110	IVL	GIC	נאול	.1\/-	`							
			Disabled	0								d: Di	icah	aloc	1																			
			Enabled	1																														
E	RW	REGION2WA	Enabled	1								d: Er				lo i	nto		n+ f	-	0.44	nt	DE	CIC) NIC	214/	^							
_	NVV	REGIONZWA	Clear	1								e '1' ble	ιο	uis	aui	ie i	iiie	ııu	μιi	UI	eve	:111	NE	GIC	JINZ		A							
													:																					
			Disabled Enabled	0								d: Di																						
F	D\A/	REGION2RA	Enabled	1								d: Er				۱. :	nto	· · · ·	n+ f		.	+	DE	CIC	2012	ים נ								
Г	RW	REGIONZKA	Class									e '1'	. 10	uis	dDI	ie i	nte	rru	pιι	Οľ	eve	int	KE	GIC	JINZ	IK/	4							
			Clear	1								ble	icah		J																			
			Disabled	0								d: Di																						
_	DVA	DECIONIZIMA	Enabled	1								d: Er							4				D.F.	CIC	2012	2147	•							
G	RW	REGION3WA	Class	4								e '1'	to	ais	sabi	le i	nte	rru	pt 1	or	eve	ent	KE	GIC	JNS	i VV.	А							
			Clear	1								ble																						
			Disabled	0								d: Di																						
	DVA	DECIONADA	Enabled	1								d: Er				ı_ :			1				חר	CIC	2012	20/								
Н	RW	REGION3RA	CI.									e '1'		ais	sabi	le i	nte	rru	pt 1	or	eve	ent	KE	GIC	JNS	JK#	4							
			Clear	1								ble 																						
			Disabled	0								d: Di																						
			Enabled	1								d: Er							. ,															
I	RW	PREGIONOWA										e '1' 		ais	sabi	le i	nte	rru	pt 1	or	eve	ent	PK	EG	ION	101	VA							
			Clear	1								ble 																						
			Disabled	0								d: Di																						
			Enabled	1								d: Er																						
J	RW	PREGIONORA										e '1'	' to	dis	abl	le i	nte	rru	pt f	or	eve	ent	PR	EG	ION	IOR	RA							
			Clear	1								ble 																						
			Disabled	0								d: Di																						
			Enabled	1								d: Er																						
K	RW	PREGION1WA										e '1'		dis	abl	le i	nte	rru	pt f	or	eve	ent	PR	EG	ION	J1V	VA							
			Clear	1								ble																						
			Disabled	0								d: Di																						
			Enabled	1						Re	eac	d: Er	nabl	led																				



Bit nu	mber			31 3	0 29	28	27 2	26 2	5 24	23	22	21 2	0 19	18	17 1	16 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3 2	2 1	0
ID							L	K J	- 1														Н	G	F	Е	D C	В	Α
Reset	0x0000	00000		0 (0 0	0	0	0 0	0	0	0	0 (0 0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																													
L	RW	PREGION1RA								W	rite	'1' to	dis	able	inte	rrup	t fo	reve	ent l	PRE	GION	N1R/	A						
			Clear	1						Dis	sabl	e																	
			Disabled	0						Re	ad:	Disa	bled																
			Enabled	1						Re	ad:	Enab	oled																

6.13.1.10 NMIEN

Address offset: 0x320

Enable or disable interrupt

Rit n	umber			21	30 29	28.2	7 26	25	2/1.2	2 22	21.2))))	Q 19	17	16 1	5 1 /	12	12 1	1 10	٥	9	7	6	5	1 2	2	1 (
	amber			31	JU 29					J ZZ	21 2	.0 1	J 18	1/	10 1	14 د.	13	1Z I	.1 10	. 3	0						ВА
ID Bassi	. 0	00000					L K				_				_		_	_		_							
	t 0x000				0 0	U	U U	U					, 0	U	0 (J U	U	U	U U	U	U	U	U	U	U O	U	U (
ID		Field	Value ID	Valı	ıe						ptior					,											
Α	RW	REGION0WA									e or c	disal	ble ii	nter	rupt	tor e	even	t RE	GION	10V	/A						
			Disabled	0						isabl																	
_			Enabled	1						nable 																	
В	RW	REGION0RA									e or c	disal	ble ii	nter	rupt	tor e	even	t RE	GION	IOR	A						
			Disabled	0						isabl																	
			Enabled	1						nable																	
С	RW	REGION1WA									e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	J1V	/A						
			Disabled	0						isabl																	
			Enabled	1						nable																	
D	RW	REGION1RA									e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	V1R	Α						
			Disabled	0					D	isabl	e																
			Enabled	1						nable																	
E	RW	REGION2WA									e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	I2V	/A						
			Disabled	0					D	isabl	e																
			Enabled	1						nable																	
F	RW	REGION2RA									e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	I2R	A						
			Disabled	0					D	isabl	e																
			Enabled	1					E	nable	е																
G	RW	REGION3WA							E	nable	e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	137	/A						
			Disabled	0					D	isabl	e																
			Enabled	1					E	nable	е																
Н	RW	REGION3RA							E	nable	e or c	disal	ble i	nter	rupt	for e	even	t RE	GION	I3R	Α						
			Disabled	0					D	isabl	e																
			Enabled	1					E	nable	е																
I	RW	PREGION0WA							E	nable	e or c	disal	ble i	nter	rupt	for e	even	t PR	EGIC	N0	WA						
			Disabled	0					D	isabl	e																
			Enabled	1					E	nable	е																
J	RW	PREGIONORA							Ei	nable	e or c	disal	ble i	nter	rupt	for e	even	t PR	EGIC	N0	RA						
			Disabled	0						isabl																	
			Enabled	1					E	nable	е																
K	RW	PREGION1WA							E	nable	e or c	disal	ble i	nter	rupt	for e	even	t PR	EGIC	N1	WA						
			Disabled	0					D	isabl	е																
			Enabled	1					E	nable	е																
L	RW	PREGION1RA							E	nable	e or c	disal	ble i	nter	rupt	for e	even	t PR	EGIC	N1	RA						
			Disabled	0					D	isabl	е																



Bit number	31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	L K	(JI H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value I		

6.13.1.11 NMIENSET

Address offset: 0x324

Enable interrupt

Bit n	ımber			31 30 29 28 2	7 26 25 24 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L	. K J I	H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	REGION0WA			,	Write '1' to enable interrupt for event REGIONOWA
			Set	1		nable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
В	RW	REGIONORA			,	Nrite '1' to enable interrupt for event REGIONORA
			Set	1		nable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
С	RW	REGION1WA			١	Write '1' to enable interrupt for event REGION1WA
			Set	1		Enable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
D	RW	REGION1RA			١	Write '1' to enable interrupt for event REGION1RA
			Set	1		Enable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
E	RW	REGION2WA			,	Write '1' to enable interrupt for event REGION2WA
			Set	1	ı	Enable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
F	RW	REGION2RA			١	Write '1' to enable interrupt for event REGION2RA
			Set	1	ı	Enable
			Disabled	0	í	Read: Disabled
			Enabled	1	ı	Read: Enabled
G	RW	REGION3WA			,	Write '1' to enable interrupt for event REGION3WA
			Set	1		Enable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
Н	RW	REGION3RA			١	Write '1' to enable interrupt for event REGION3RA
			Set	1	ı	Enable
			Disabled	0	ı	Read: Disabled
			Enabled	1	ı	Read: Enabled
ı	RW	PREGIONOWA			,	Write '1' to enable interrupt for event PREGIONOWA
			Set	1		inable
			Disabled	0		Read: Disabled
			Enabled	1		Read: Enabled
J	RW	PREGIONORA				Write '1' to enable interrupt for event PREGIONORA
			Set	1		inable



Bit nu	mber			31 3	30 29	28	27 2	6 25	24	- 23	22 2	21 2	20 19	18	17	16 1	.5 1	4 1:	3 12	2 11	10	9	8	7	6	5	4 :	3 2	1	0
ID							L k	(J	-1															Н	G	F	E I	ОС	В	A
Reset	0x000	00000		0	0 0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0
ID																														
			Disabled	0						Rea	ad: [Disal	bled																	
			Enabled	1						Rea	ad: E	nab	oled																	
K	RW	PREGION1WA								Wr	ite ':	1' to	ena	ble	inte	errup	t fo	or ev	ent	PRI	GIO	ON1	.WA	A						
			Set	1						Ena	able																			
			Disabled	0						Rea	ad: [Disal	bled																	
			Enabled	1						Rea	ad: E	nab	oled																	
L	RW	PREGION1RA								Wr	ite ':	1' to	ena	ble	inte	errup	ot fo	or ev	ent	PRI	GIO	ON1	RA							
			Set	1						Ena	able																			
			Disabled	0						Rea	ad: D	Disal	bled																	
			Enabled	1						Rea	ad: E	nab	oled																	

6.13.1.12 NMIENCLR

Address offset: 0x328

Disable interrupt

Bit nu	ımber			31	30	29	28 :	27 2	26 2	25 24	4 23	22 :	21 2	0 19	9 18	17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	. 1	. 0
ID										JI																				D C		
	0x000	00000		0	0	0					0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0 (0			0 0		
ID																																
Α	RW	REGION0WA									Wr	ite '	1' to	dis	able	in'	terr	upt	for	eve	ent	RE	GIOI	۷O۷	NA							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	ad: [Disal	bled	I																	
			Enabled	1							Rea	ad: E	Enab	oled																		
В	RW	REGIONORA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	NOF	RA							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	ad: [Disal	bled	ı																	
			Enabled	1							Rea	ad: E	Enab	led																		
С	RW	REGION1WA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	۷1۱	NA							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	ad: [Disal	bled	I																	
			Enabled	1							Rea	ad: E	Enab	oled																		
D	RW	REGION1RA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	N1F	RA							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	d: [Disal	bled	ı																	
			Enabled	1							Rea	d: E	Enab	oled																		
Е	RW	REGION2WA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	۷2۱	ΝA							
			Clear	1							Dis	able	è																			
			Disabled	0							Rea	d: [Disal	bled	I																	
			Enabled	1							Rea	ad: E	Enab	oled																		
F	RW	REGION2RA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	V2F	RA							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	d: [Disal	bled	l																	
			Enabled	1							Rea	d: E	Enab	oled																		
G	RW	REGION3WA									Wr	ite '	1' to	dis	able	in'	terr	upt	for	eve	ent	RE	GIOI	V3\	NΑ							
			Clear	1							Dis	able	9																			
			Disabled	0							Rea	d: [Disal	bled	I																	
			Enabled	1							Rea	d: E	Enab	oled																		
Н	RW	REGION3RA									Wr	ite '	1' to	dis	able	in	terr	upt	for	eve	ent	RE	GIOI	V3F	RA							



Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			L K J	H G F E D C B A
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
I	RW PREGIONOWA			Write '1' to disable interrupt for event PREGIONOWA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
J	RW PREGIONORA			Write '1' to disable interrupt for event PREGIONORA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
K	RW PREGION1WA			Write '1' to disable interrupt for event PREGION1WA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
L	RW PREGION1RA			Write '1' to disable interrupt for event PREGION1RA
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.13.1.13 PERREGION[0].SUBSTATWA

Address offset: 0x400

Source of event/interrupt in region 0, write access detected while corresponding subregion was enabled for watching

Bit nu	ımber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZY	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW SR0			Subregion 0 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
В	RW SR1			Subregion 1 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
С	RW SR2			Subregion 2 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
D	RW SR3			Subregion 3 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
E	RW SR4			Subregion 4 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion



Bit nu	mber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field		Value	Description
	ny vv Treid	Access	1	Write access(es) occurred in this subregion
F	RW SR5	,100035	-	Subregion 5 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
G	RW SR6			Subregion 6 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Н	RW SR7			Subregion 7 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
I	RW SR8			Subregion 8 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
J	RW SR9			Subregion 9 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
K	RW SR10			Subregion 10 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
	DW CD11	Access	1	Write access(es) occurred in this subregion
L	RW SR11 W1C			Subregion 11 in region 0 (write '1' to clear)
	WIC	NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
М	RW SR12	7100033	-	Subregion 12 in region 0 (write '1' to clear)
	W1C			Savingson 2 milegion o (mile 2 to deal)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
N	RW SR13			Subregion 13 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
0	RW SR14			Subregion 14 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Р	RW SR15			Subregion 15 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Q	RW SR16			Subregion 16 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion



D.1.				
	ımber			24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	: 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
R	RW SR17			Subregion 17 in region 0 (write '1' to clear)
	W1C	No Access	0	No units pages assured in this subresion
		NoAccess Access	0 1	No write access occurred in this subregion Write access(ac) accurred in this subregion
S	RW SR18	Access	1	Write access(es) occurred in this subregion Subregion 18 in region 0 (write '1' to clear)
3	W1C			Subregion 10 in region o (write 1 to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Т	RW SR19			Subregion 19 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
U	RW SR20			Subregion 20 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
V	RW SR21			Subregion 21 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0 1	No write access occurred in this subregion
W	RW SR22	Access	1	Write access(es) occurred in this subregion Subregion 22 in region 0 (write '1' to clear)
••	W1C			Subregion 22 in region o (write 1 to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Х	RW SR23			Subregion 23 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Υ	RW SR24			Subregion 24 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
-	DW 5025	Access	1	Write access(es) occurred in this subregion
Z	RW SR25 W1C			Subregion 25 in region 0 (write '1' to clear)
	WIC	NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
а	RW SR26			Subregion 26 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
b	RW SR27			Subregion 27 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
С	RW SR28			Subregion 28 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
c4	DW CD20	Access	1	Write access(es) occurred in this subregion
d	RW SR29 W1C			Subregion 29 in region 0 (write '1' to clear)



Bit nu	mber				31	30 2	9 2	8 2	7 26	25	24 2	23 2	2 2	1 20	19	18	17	16 1	15	14 :	13 :	12 1	11 1	9	8	7	6	5	4	3 2	1	0
ID					f	е	d (c b	а	Z	Υ	ΧV	N V	U	Т	S	R	Q	Р	0	N	М	L k	J	-1	Н	G	F	Ε	D C	E	3 A
Reset	0x0000	00000			0	0	0 (0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																																
			NoAcces	is	0						١	Vo v	vrite	aco	cess	oco	curr	ed i	n t	his :	sub	reg	ion									
			Access		1						١	Writ	e ac	ces	s(es) oc	cur	red	in t	this	sub	oreg	ion									
е	RW	SR30									5	Subi	regio	on 3	0 in	reg	ion	0 (\	vrit	te '1	l' to	cle	ar)									
	W1C																															
			NoAcces	is	0						١	Vo v	write	aco	cess	oco	curr	ed i	n t	his	sub	reg	ion									
			Access		1						١	Writ	e ac	ces	s(es) oc	cur	red	in t	this	sub	oreg	ion									
f	RW	SR31									5	Subi	regio	on 3	1 in	reg	ion	0 (\	vrit	te '1	L' to	cle	ar)									
	W1C																															
			NoAcces	SS	0						١	Vo v	write	aco	cess	oco	curr	ed i	n t	his	sub	reg	ion									
			Access		1						١	Writ	e ac	ces	s(es) oc	cur	red	in t	this	suk	oreg	ion									

6.13.1.14 PERREGION[0].SUBSTATRA

Address offset: 0x404

Source of event/interrupt in region 0, read access detected while corresponding subregion was enabled for watching

Bit nu	umber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		fedcbaZYXWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
Α	RW SRO	Subregion 0 in region 0 (write '1' to clear)
	W1C	
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
В	RW SR1 W1C	Subregion 1 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
С	RW SR2 W1C	Subregion 2 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
D	RW SR3 W1C	Subregion 3 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
E	RW SR4 W1C	Subregion 4 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
F	RW SR5 W1C	Subregion 5 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion
G	RW SR6 W1C	Subregion 6 in region 0 (write '1' to clear)
	NoAccess	0 No read access occurred in this subregion
	Access	1 Read access(es) occurred in this subregion



Bit nu	mber 			1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			f e d c b a Z Y	XWVUTSRQPONMLKJIHGFEDCBA
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
Н	RW SR7			Subregion 7 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
I	RW SR8			Subregion 8 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
J	RW SR9			Subregion 9 in region 0 (write '1' to clear)
	W1C		•	No. 1
		NoAccess	0	No read access occurred in this subregion
14	DW CD10	Access	1	Read access(es) occurred in this subregion
K	RW SR10 W1C			Subregion 10 in region 0 (write '1' to clear)
	WIC	NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
L	RW SR11	, 100033	-	Subregion 11 in region 0 (write '1' to clear)
_	W1C			consegue 11 m egono (unite 1 to dear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
М	RW SR12			Subregion 12 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
N	RW SR13			Subregion 13 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
0	RW SR14			Subregion 14 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Р	RW SR15			Subregion 15 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Q	RW SR16			Subregion 16 in region 0 (write '1' to clear)
	W1C		•	No. 1
		NoAccess	0	No read access occurred in this subregion
R	RW SR17	Access	1	Read access(es) occurred in this subregion Subregion 17 in region 0 (write '1' to clear)
N	W1C			Sublegion 17 in region 0 (write 1 to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
S	RW SR18			Subregion 18 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Т	RW SR19			Subregion 19 in region 0 (write '1' to clear)
	W1C			



Bit nu	umber		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			f e d c b	a ZYXWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
U	RW SR20			Subregion 20 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
V	RW SR21			Subregion 21 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
W	RW SR22			Subregion 22 in region 0 (write '1' to clear)
	W1C	N - A	0	No. and a second of the Abia and the Abia
		NoAccess Access	0	No read access occurred in this subregion Read access(es) occurred in this subregion
Х	RW SR23	Access	1	Subregion 23 in region 0 (write '1' to clear)
,	W1C			Subjection 25 in region 6 (write 1 to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Υ	RW SR24			Subregion 24 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Z	RW SR25			Subregion 25 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
а	RW SR26			Subregion 26 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
b	RW SR27	Access	1	Read access(es) occurred in this subregion
D	W1C			Subregion 27 in region 0 (write '1' to clear)
	WIC	NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
С	RW SR28			Subregion 28 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
d	RW SR29			Subregion 29 in region 0 (write '1' to clear)
	W1C			
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
е	RW SR30			Subregion 30 in region 0 (write '1' to clear)
	W1C	N. 6	•	No. of the second second
		NoAccess	0	No read access occurred in this subregion
£	DW CD34	Access	1	Read access(es) occurred in this subregion
f	RW SR31			Subregion 31 in region 0 (write '1' to clear)
	W1C	NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
		. 100000	-	





6.13.1.15 PERREGION[1].SUBSTATWA

Address offset: 0x408

Source of event/interrupt in region 1, write access detected while corresponding subregion was enabled for watching

Bit nu	mber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			f e d c b a Z Y	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
A	RW SRO W1C			Subregion 0 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
В	RW SR1 W1C			Subregion 1 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
С	RW SR2 W1C			Subregion 2 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
D	RW SR3 W1C			Subregion 3 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
E	RW SR4 W1C			Subregion 4 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
F	RW SR5 W1C			Subregion 5 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
G	RW SR6 W1C			Subregion 6 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Н	RW SR7 W1C			Subregion 7 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
I	RW SR8 W1C			Subregion 8 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
J	RW SR9 W1C			Subregion 9 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
K	RW SR10 W1C			Subregion 10 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion



Bit nu	ımber		31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcba	Z Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field			
		Access	1	Write access(es) occurred in this subregion
L	RW SR11			Subregion 11 in region 1 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
М	RW SR12 W1C			Subregion 12 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
N	RW SR13			Subregion 13 in region 1 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
0	RW SR14			Subregion 14 in region 1 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Р	RW SR15			Subregion 15 in region 1 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Q	RW SR16 W1C			Subregion 16 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
R	RW SR17 W1C			Subregion 17 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
S	RW SR18 W1C			Subregion 18 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
Т	RW SR19 W1C			Subregion 19 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
U	RW SR20 W1C			Subregion 20 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
V	RW SR21 W1C			Subregion 21 in region 1 (write '1' to clear)
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion
W	RW SR22			Subregion 22 in region 1 (write '1' to clear)
	W1C			
		NoAccess	0	No write access occurred in this subregion
		Access	1	Write access(es) occurred in this subregion



Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	. (
ID			fedcbaZYXWVUTSRQPONMLKJIHGFEDCB	} /
Rese	et 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0) (
ID	R/W Field	Value ID	Value Description	
Х	RW SR23 W1C		Subregion 23 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
Υ	RW SR24 W1C		Subregion 24 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
Z	RW SR25 W1C		Subregion 25 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
a	RW SR26 W1C		Subregion 26 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
b	RW SR27 W1C		Subregion 27 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
С	RW SR28 W1C		Subregion 28 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
d	RW SR29 W1C		Subregion 29 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
e	RW SR30 W1C		Subregion 30 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	
f	RW SR31 W1C		Subregion 31 in region 1 (write '1' to clear)	
		NoAccess	0 No write access occurred in this subregion	
		Access	1 Write access(es) occurred in this subregion	

6.13.1.16 PERREGION[1].SUBSTATRA

Address offset: 0x40C

Source of event/interrupt in region 1, read access detected while corresponding subregion was enabled for watching

Bit nu	ımber			33	1 30	29	28	27	26	25	24	23	22	21	20 1	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т :	S R	Q	Р	0	N	М	L	K	J	T	Н	G	F	Ε	D	СІ	ВА
Rese	t 0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID																																	
Α	RW	SR0										Sul	oreg	gion	n O ir	n re	gion	1 (writ	e '1	' to	cle	ar)										
	W1C																																



Bit nu	mber			5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
В	RW SR1 W1C			Subregion 1 in region 1 (write '1' to clear)
		NoAccess Access	0 1	No read access occurred in this subregion Read access(es) occurred in this subregion
С	RW SR2 W1C			Subregion 2 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
D	RW SR3 W1C			Subregion 3 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
E	RW SR4 W1C			Subregion 4 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
F	RW SR5 W1C			Subregion 5 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
G	RW SR6 W1C			Subregion 6 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
Н	RW SR7 W1C			Subregion 7 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
I	RW SR8 W1C			Subregion 8 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
J	RW SR9 W1C			Subregion 9 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
K	RW SR10 W1C			Subregion 10 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
	DW 6511	Access	1	Read access(es) occurred in this subregion
L	RW SR11 W1C			Subregion 11 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion
М	RW SR12 W1C			Subregion 12 in region 1 (write '1' to clear)
		NoAccess	0	No read access occurred in this subregion
		Access	1	Read access(es) occurred in this subregion





Dit no	mher			21 24	0.20	20.2	17.24	ב אר	24	22	22	21	20	10	1.10	0 1	7 1	c 1	C 1	1	12	12	11	10	0	0	7	c -		2	2	1 -	0
Bit nu	mber			31 30																													
ID .				f e																													
	0x0000			0 0		0	0 0	0							0) (0 ()	0 (0	0	0	0	0	0	0	0	0 (0	0	0	0 (0
ID	R/W		Value ID	Value	2						-	iptic	-		۰			. ,					۰		۰		۰				۰		
N	RW W1C	SR13								Sul	bre	egior	n 1	.3 ir	n re	egio	on í	L (v	vrit	e ':	L' to	o cl	ear	.)									
			NoAccess	0						No	re	ad a	эсс	ess	ОС	cu	rre	d ir	thi	is s	ubı	eg	ion										
			Access	1						Rea	ad	acce	ess	(es) 00	ccı	ırre	d i	n th	is	sub	reg	gior	ı									
0	RW W1C	SR14								Sul	bre	egior	n 1	4 ir	n re	egio	on :	L (v	vrit	e ':	L' to	o cl	ear	·)									
			NoAccess	0						No	re	ad a	СС	ess	ОС	cu	rre	d ir	thi	s s	ubı	eg	ion										
			Access	1						Rea	ad	acce	ess	(es) 00	ccı	ırre	d i	n th	is	sub	reg	gior	1									
P	RW W1C	SR15								Sul	bre	egior	n 1	5 ir	n re	egio	on í	L (v	vrit	e ':	l' to	o cl	ear	·)									
			NoAccess	0						No	re	ad a	СС	ess	ОС	cu	rre	d ir	thi	s s	ubı	eg	ion										
			Access	1								acce		•																			
Q	RW W1C	SR16								Sul	bre	egior	n 1	6 ir	n re	egio	on í	L (v	vrit	e ':	L' to	o cl	ear	·)									
			NoAccess	0								ad a																					
_	5111		Access	1								acce		•																			
R	RW W1C	SR17										egior																					
			NoAccess .	0								ad a										_											
	DVA	CD10	Access	1								acce																					
S	RW W1C	SR18		•								egior																					
			NoAccess Access	0								ad a																					
Т	RW	SR19	Access	1								acce egior																					
•	W1C	31(1)		•																													
			NoAccess Access	0								ad a										-											
U	RW	SR20	Access	1								egior																					
Ü	W1C	31120								Jui		Бю				ъ"	011.	- (•	*****	٠.		<i>.</i>	cui	,									
			NoAccess	0						No	re	ad a	СС	ess	ОС	cu	rre	d ir	thi	s s	ubı	eg	ion										
			Access	1						Rea	ad	acce	ess	(es) 00	ccı	ırre	d i	n th	is	sub	reg	gior	1									
V	RW W1C	SR21								Sul	bre	egior	n 2	1 ir	n re	egio	on í	L (v	vrit	e ':	L' to	o cl	ear	·)									
			NoAccess	0						No	re	ad a	СС	ess	ОС	cu	rre	d ir	thi	s s	ubı	eg	ion										
			Access	1						Rea	ad	acce	ess	(es) 00	ccı	ırre	d i	n th	is	sub	reg	gior	1									
W	RW W1C	SR22								Sul	bre	egior	n 2	2 ir	n re	egio	on í	L (v	vrit	e ':	l' to	o cl	ear	·)									
			NoAccess	0						No	re	ad a	СС	ess	ОС	cu	rre	d ir	thi	s s	ubı	eg	ion										
			Access	1								acce																					
X	RW W1C	SR23								Sul	bre	egior	n 2	3 ir	n re	egio	on 1	L (v	vrit	e ':	l' to	o cl	ear)									
			NoAccess	0						No	re	ad a	асс	ess	ОС	cu	rred	d ir	thi	s s	ubı	eg	ion										
			Access	1								acce																					
Υ	RW W1C	SR24								Sul	bre	egior	n 2	4 ir	n re	egio	on í	L (v	vrit	e ':	L' to	o cl	ear	·)									
			NoAccess	0								ad a																					
			Access	1								acce																					
Z	RW W1C	SR25								Sul	bre	egior	n 2	5 ir	n re	egio	on 1	L (v	vrit	e ':	l' to	o cl	ear)									



Dit no	umber	21	1 20	0 29	20	27	20.	חר ח	1 -	יי יי	าา	11 20	11	n 10	17	1.0	1 [11	12	12	11	10	0	0	7	_	_	1	· ·		1 0
	umber																														
ID -				e d																											
	t 0x00000000	0		0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
ID	R/W Field Valu	e ID Va	alue	2						Desc	rip	tion																			
	NoA	ccess 0							١	No re	ead	dacc	ess	oco	urı	edi	n t	his:	sub	reg	ion										
	Acce	ss 1										cess																			
a	RW SR26								5	Subr	egi	on 2	6 i	n re	gio	n 1	wr	ite '	1' t	o c	ear)									
	W1C																														
	NoA	ccess 0							١	No re	ead	acc	ess	oco	urı	ed	n t	his:	sub	reg	ion										
	Acce	ss 1							F	Read	d ac	cess	(es	s) oc	cur	red	in 1	this	su	ore	gior	1									
b	RW SR27								5	Subr	egi	on 2	7 i	n re	gio	n 1 (wr	ite '	1' t	o c	ear)									
	W1C																														
	NoA	ccess 0							١	No re	ead	dacc	ess	s occ	urı	edi	n t	his	sub	reg	ion										
	Acce	ss 1							F	Read	d ac	cess	(es	s) oc	cur	red	in 1	his	su	ore	gior	1									
С	RW SR28								5	Subr	egi	on 2	8 i	n re	gio	n 1	wr	ite '	1' t	o c	ear)									
	W1C																														
	NoA	ccess 0							١	No re	ead	acc	ess	s occ	urı	ed	n t	his:	sub	reg	ion										
	Acce	ss 1							F	Read	d ac	cess	(es	s) oc	cur	red	in 1	this	su	ore	gior	1									
d	RW SR29								5	Subr	egi	on 2	9 i	n re	gio	n 1 (wr	ite '	1' t	o c	ear)									
	W1C																														
	NoA	ccess 0							١	No re	ead	dacc	ess	s occ	urı	edi	n t	his	sub	reg	ion										
	Acce	ss 1							F	Read	d ac	cess	(es	s) oc	cur	red	in 1	this	su	ore	gior	1									
e	RW SR30								5	Subr	egi	on 3	0 i	n re	gio	n 1 (wr	ite '	1' t	o c	ear	.)									
	W1C																														
	NoA	ccess 0							١	No re	ead	acc	ess	s occ	urı	edi	n t	his	sub	reg	ion										
	Acce	ss 1							F	Read	d ac	cess	(es	s) oc	cur	red	in 1	this	su	ore	gior	1									
f	RW SR31								5	Subr	egi	on 3	1 i	n re	gio	n 1 (wr	ite '	1' t	o c	ear	.)									
	W1C																														
	NoA	ccess 0							١	No re	ead	dacc	ess	s occ	urı	edi	n t	his	sub	reg	ion										
	Acce	ss 1										cess								·											

6.13.1.17 REGIONEN

Address offset: 0x510

Enable/disable regions watch

Bit nu	umber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				L	K J I H G F E D C B A
Reset	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	RGN0WA			Enable/disable write access watch in region[0]
			Disable	0	Disable write access watch in this region
			Enable	1	Enable write access watch in this region
В	RW	RGN0RA			Enable/disable read access watch in region[0]
			Disable	0	Disable read access watch in this region
			Enable	1	Enable read access watch in this region
С	RW	RGN1WA			Enable/disable write access watch in region[1]
			Disable	0	Disable write access watch in this region
			Enable	1	Enable write access watch in this region
D	RW	RGN1RA			Enable/disable read access watch in region[1]
			Disable	0	Disable read access watch in this region
			Enable	1	Enable read access watch in this region
Ε	RW	RGN2WA			Enable/disable write access watch in region[2]





Bit n	umber			31 30 29	28 2	27 26	25 24	1 23 2	2 21	20	19 1	8 1	7 16	15	14 1	L3 1	12 11	10	9	8	7	6	5 4	4	3 2	1	0
ID					l	L K	J I														Н	G	F E	Ε (0 0	В	Α
Rese	t 0x0000	00000		0 0 0	0 (0 0	0 0	0 0	0	0	0 0) (0	0	0	0	0 0	0	0	0	0	0	0 () (0 0	0	0
			Disable	0				Disal	ble w	/rite	acce	ess	watc	h in	this	re	gion										
			Enable	1				Enab	le w	rite	acce	ss v	vatcl	ı in	this	reg	gion										
F	RW	RGN2RA						Enab	le/di	isab	ole re	ad	acce	ss w	atcl	ı in	regi	on[2]								
			Disable	0				Disal	ble re	ead	acce	ss v	vatcl	in	this	reg	ion										
			Enable	1				Enab	le re	ad	acces	ss w	atch	in 1	this	reg	ion										
G	RW	RGN3WA						Enab	le/di	isab	le wi	rite	acce	ss v	vato	h ir	reg	ion[3	3]								
			Disable	0				Disal	ble w	/rite	acce	ess	watc	h in	this	re	gion										
			Enable	1				Enab	le w	rite	acce	ss v	vatcl	ı in	this	reg	gion										
Н	RW	RGN3RA						Enab	le/di	isab	ole re	ad	acce	ss w	atcl	ı in	regi	on[3]								
			Disable	0				Disal	ble re	ead	acce	ss v	vatcl	in	this	reg	ion										
			Enable	1				Enab	le re	ad	acces	ss w	atch	in t	this	reg	ion										
I	RW	PRGNOWA						Enab	le/di	isab	le wi	rite	acce	ss v	vato	h ir	PRE	GIO	N[C)]							
			Disable	0				Disal	ble w	/rite	acce	ess	watc	h in	this	s PR	REGIO	N									
			Enable	1				Enab	le w	rite	acce	ess v	vatcl	ı in	this	PR	EGIC	N									
J	RW	PRGNORA						Enab	le/di	isab	ole re	ad	acce	ss w	atch	ı in	PRE	GION	1[0								
			Disable	0				Disal	ble re	ead	acce	ss v	vatcl	in	this	PR	EGIO	N									
			Enable	1				Enab	le re	ad	acces	ss w	atch	in t	this	PRE	GIO	V									
K	RW	PRGN1WA						Enab	le/di	isab	le wi	rite	acce	ss v	vato	h ir	PRE	GIO	N[1	.]							
			Disable	0				Disal	ble w	/rite	acce	ess	watc	h in	this	s PR	REGIO	N									
			Enable	1				Enab	le w	rite	acce	ess v	vatcl	n in	this	PR	EGIC	N									
L	RW	PRGN1RA						Enab	le/di	isab	ole re	ad	acce:	SS W	atch	n in	PRE	GION	V[1]							
			Disable	0				Disal	ble re	ead	acce	SS V	vatcl	in	this	PR	EGIO	N									
			Enable	1				Enab	le re	ad	acces	ss w	atch	in 1	this	PRE	GIO	V									

6.13.1.18 REGIONENSET

Address offset: 0x514 Enable regions watch

Bit nu	mber			3	31 3	30 :	29 2	8 2	7 26	5 2	5 24	1 2	3 2	2 2	21 2	0 1	19 1	8 1	L7 :	16 :	15	14 :	13	12 1	111	0 9	8	7	6	5	4	3	2	1	0
ID								l	L K	J	- 1																	Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		(0	0	0 (0 (0 0	C	0	(0 (0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0
ID																																			
Α	RW	RGN0WA										Ε	nak	ble	wri	te a	асс	ess	wa	tch	in	regi	on	[0]											_
			Set	:	1							Ε	nat	ble	wri	te a	acc	ess	wa	tch	in	this	re	gior	ı										
			Disabled	(0							٧	Vrit	e a	icce	SS \	wat	ch i	in t	his	reg	ion	is	disa	bled	ł									
			Enabled	:	1							٧	Vrit	e a	icce	SS \	wat	ch i	in t	his	reg	ion	is	ena	bled										
В	RW	RGN0RA										Ε	nak	ble	rea	d a	cce	SS V	wat	ch i	n r	egi	on[0]											
			Set	:	1							Ε	nak	ble	rea	d a	cce	ss v	wat	ch i	n t	his	reg	ion											
			Disabled	(0							R	Read	d ac	cces	ss v	vato	h ir	n tl	nis r	egi	on	is c	lisal	oled										
			Enabled	:	1							R	Read	d ac	cces	ss v	vato	h ir	n tl	nis r	egi	on	is e	nat	led										
С	RW	RGN1WA										Ε	nat	ble	wri	te a	acc	ess	wa	tch	in	regi	on	[1]											
			Set	:	1							Ε	nat	ble	wri	te a	асс	ess	wa	tch	in	this	re	gior	ı										
			Disabled	(0							٧	Vrit	e a	icce	SS \	wat	ch i	in t	his	reg	ion	is	disa	bled	ł									
			Enabled	:	1							٧	Vrit	e a	icce	SS \	wat	ch i	in t	his	reg	ion	is	ena	bled										
D	RW	RGN1RA										Ε	nak	ble	rea	d a	ссе	SS V	wat	ch i	n r	egi	on[1]											
			Set	:	1							Ε	nak	ble	rea	d a	cce	ss v	wat	ch i	n t	his	reg	ion											
			Disabled	(0							R	Read	d ac	cces	ss v	vato	h ir	n tl	nis r	egi	on	is c	lisal	oled										
			Enabled	:	1							R	Read	d ac	cces	ss v	vato	:h ir	n tl	nis ı	egi	on	is e	nat	led										



Bit nu	ımber			3	1 30	29	28 2	27 2	6 25 :	24 :	23 2	2 21	20	19 :	l8 1	7 16	5 15	14	13	12 :	11	10 9	3 €	3 7	6	5	4	3	2 1	1 C
ID									(J																					в А
Reset	t 0x0000	00000		0	0	0			0		0 (0 0	0	0	0 (0 0	0	0	0	0	0	0 () (0	0	0	0	0 (0 () (
E	RW	RGN2WA									Enat	ble w	rite	acc	ess v	wato	h ir	ı reg	gior	n[2]	Т		Π							
			Set	1						ı	Enab	ble w	rite	acc	ess ı	wato	h ir	thi	s re	gior	1									
			Disabled	0						,	Writ	e ac	cess	wat	ch i	n thi	is re	gior	n is	disa	ble	d								
			Enabled	1						,	Writ	e ac	cess	wat	ch i	n thi	is re	gior	n is	ena	ble	d								
F	RW	RGN2RA								ı	Enak	ble re	ead a	acce	ss v	/atcl	n in	regi	ion	[2]										
			Set	1						ı	Enak	ble re	ead a	acce	ss v	/atcl	n in	this	re	gion										
			Disabled	0						ı	Reac	d acc	ess	wat	ch ir	thi	s re	gion	ı is	disal	ble	d								
			Enabled	1						ı	Reac	d acc	ess	wat	ch ir	thi	s re	gion	ı is	enal	ole	t								
G	RW	RGN3WA								ı	Enak	ble w	rite	acc	ess ı	wato	h ir	reg	gior	1[3]										
			Set	1						1	Enab	ble w	rite	acc	ess ı	wato	h ir	thi	s re	gior	ı									
			Disabled	0						,	Writ	e ac	cess	wat	ch i	n thi	s re	gior	n is	disa	ble	d								
			Enabled	1						١	Writ	e ac	cess	wat	ch i	n thi	is re	gior	n is	ena	ble	d								
Н	RW	RGN3RA								ı	Enak	ble re	ead a	acce	ss v	/atcl	n in	regi	ion	[3]										
			Set	1						ı	Enat	ble re	ead a	acce	ss v	/atcl	n in	this	re	gion										
			Disabled	0						ı	Reac	d acc	ess	wat	ch ir	thi	s re	gion	is	disa	ble	d								
			Enabled	1						ı	Reac	d acc	ess	wat	ch ir	thi	s re	gion	ı is	enal	ole	t								
I	RW	PRGNOWA								ı	Enak	ble w	rite	acc	ess v	wato	h ir	PR	EG	ON[0]									
			Set	1						١	Enat	ble w	rite	acc	ess ۱	wato	h ir	thi	s P	REGI	ON	l								
			Disabled	0						١	Writ	e ac	cess	wat	ch i	n thi	is Pl	REG	101	l is c	lisa	bled	l							
			Enabled	1						١	Writ	e ac	cess	wat	ch i	n thi	is Pl	REG	101	l is e	ena	bled								
J	RW	PRGNORA								١	Enat	ble re	ead a	acce	ss v	/atcl	n in	PRE	GI	ON[0)]									
			Set	1						١	Enat	ble re	ead a	acce	ss v	/atcl	n in	this	PF	EGI	NC									
			Disabled	0						١	Read	d acc	ess	wat	ch ir	thi	s PR	REGI	ON	is d	isal	oled								
			Enabled	1						١	Reac	d acc	ess	wat	ch ir	thi	s PR	EGI	ON	is e	nak	oled								
K	RW	PRGN1WA								١	Enak	ble w	rite	acc	ess 1	wato	h ir	ı PR	EG	ON[1]									
			Set	1						١	Enab	ole w	rite	acc	ess 1	wato	h ir	thi	s P	REGI	ION	l								
			Disabled	0						١	Writ	e ac	cess	wat	ch i	n thi	is Pl	REG	101	l is c	lisa	bled	l							
			Enabled	1						١	Writ	e ac	cess	wat	ch i	n thi	s Pl	REG	101	l is e	ena	bled								
L	RW	PRGN1RA								- 1	Enak	ble re	ead a	acce	ss v	/atcl	n in	PRE	GI	ON[1	L]									
			Set	1						- 1	Enak	ble re	ead a	acce	ss v	/atcl	n in	this	PF	EGI	NC									
			Disabled	0						ı	Reac	d acc	ess	wat	ch ir	thi	s PR	REGI	ON	is d	isal	oled								
			Enabled	1						-	Read	d acc	ess	wat	ch ir	thi	s PR	REGI	ON	is e	nab	oled								

6.13.1.19 REGIONENCLR

Address offset: 0x518

Disable regions watch

Bit nu	ımber			31 30	0 29 2	28 2	27 26	25	24	23	22 2	21 2	0 19	18	17	16 1	.5 1	4 13	3 12	11	10 !	9 8	7	6	5	4	3 2	2 1	0
ID							L K	J	1														Н	G	F	Е	D C	В	Α
Reset	0x000	00000		0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0
ID																													
Α	RW	RGN0WA								Disa	able	wri	te a	cces	s wa	atch	in r	egio	on[0]									
			Clear	1						Disa	able	wri	te a	cces	s wa	itch	in t	his	regio	on									
			Disabled	0						Wri	ite a	cces	ss wa	atch	in t	his	regi	on i	dis	able	ed								
			Enabled	1						Wri	ite a	cces	ss wa	atch	in t	his	regi	on i	s en	able	d								
В	RW	RGN0RA								Disa	able	rea	d ac	ces	s wa	tch	in re	gio	n[0]										
			Clear	1						Disa	able	rea	d ac	ces	s wa	tch	in th	is r	egio	n									
			Disabled	0						Rea	ad ad	cces	s wa	tch	in tl	nis r	egic	n is	disa	able	d								





Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				LKJI	HGFEDCBA
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
			Enabled	1	Read access watch in this region is enabled
С	RW	RGN1WA			Disable write access watch in region[1]
			Clear	1	Disable write access watch in this region
			Disabled	0	Write access watch in this region is disabled
			Enabled	1	Write access watch in this region is enabled
D	RW	RGN1RA			Disable read access watch in region[1]
			Clear	1	Disable read access watch in this region
			Disabled	0	Read access watch in this region is disabled
			Enabled	1	Read access watch in this region is enabled
E	RW	RGN2WA			Disable write access watch in region[2]
			Clear	1	Disable write access watch in this region
			Disabled	0	Write access watch in this region is disabled
			Enabled	1	Write access watch in this region is enabled
F	RW	RGN2RA			Disable read access watch in region[2]
			Clear	1	Disable read access watch in this region
			Disabled	0	Read access watch in this region is disabled
			Enabled	1	Read access watch in this region is enabled
G	RW	RGN3WA			Disable write access watch in region[3]
			Clear	1	Disable write access watch in this region
			Disabled	0	Write access watch in this region is disabled
			Enabled	1	Write access watch in this region is enabled
Н	RW	RGN3RA			Disable read access watch in region[3]
			Clear	1	Disable read access watch in this region
			Disabled	0	Read access watch in this region is disabled
			Enabled	1	Read access watch in this region is enabled
I	RW	PRGN0WA			Disable write access watch in PREGION[0]
			Clear	1	Disable write access watch in this PREGION
			Disabled	0	Write access watch in this PREGION is disabled
			Enabled	1	Write access watch in this PREGION is enabled
J	RW	PRGNORA			Disable read access watch in PREGION[0]
			Clear	1	Disable read access watch in this PREGION
			Disabled	0	Read access watch in this PREGION is disabled
			Enabled	1	Read access watch in this PREGION is enabled
K	RW	PRGN1WA			Disable write access watch in PREGION[1]
			Clear	1	Disable write access watch in this PREGION
			Disabled	0	Write access watch in this PREGION is disabled
			Enabled	1	Write access watch in this PREGION is enabled
L	RW	PRGN1RA			Disable read access watch in PREGION[1]
			Clear	1	Disable read access watch in this PREGION
			Disabled	0	Read access watch in this PREGION is disabled
			Enabled	1	Read access watch in this PREGION is enabled

6.13.1.20 REGION[0].START

Address offset: 0x600

Start address for region 0



Sit number	A R	RW	START								Sta	ırt a	ddr	ess	for	regi	on														
ID A A A A A A A A A A A A A A A A A A A	ID R																														
	Reset 0x	k0000	00000	0	0	0	0	0	0 0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID			Α	Α	Α	Α .	Α.	A A	Α	Α	Α	Α	A	A A	Δ ,	A	Α	Α	Α	Α	Α	A .	A ,	A	A A	Α Α	Α	Α	Α	Α
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Bit numb	ber		31	. 30	29	28 2	27 2	26 25	24	23	22	21 2	20 1	19 1	.8 1	7 16	15	14	13	12 3	11 1	10	9	8	7 6	5 5	4	3	2	1

6.13.1.21 REGION[0].END

Address offset: 0x604 End address of region 0

Α	RW	END									End	d ac	ldr	ess	of r	egio	on.																
ID																																	
Rese	et 0x000	000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	A ,	A A	Α	Α	Α
Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	16 :	15 3	14 :	13	12 1	11	10	9	8	7	6	5 .	1 3	2	1	0

6.13.1.22 REGION[1].START

Address offset: 0x610 Start address for region 1

Bit nu	ımber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	16 1	.5 1	.4 :	.3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α,	Д	Α /	\ <i>A</i>	A	A	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	RW	START									Sta	art a	add	ress	s fo	r re	gior	ı														

6.13.1.23 REGION[1].END

Address offset: 0x614 End address of region 1

Bit nu	ımber		31	30 :	29 :	28 2	27 2	26 25	5 24	1 23	22	21	20	19	18 1	.7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α,	Α.	А А	A	Α	Α	Α	Α	Α	A	4 А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW	END								En	d a	ddr	ess (of re	egio	n.															

6.13.1.24 REGION[2].START

Address offset: 0x620 Start address for region 2


Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description

A RW START Start address for region



6.13.1.25 REGION[2].END

Address offset: 0x624 End address of region 2




6.13.1.26 REGION[3].START

Address offset: 0x630 Start address for region 3

Δ	RW	START									Sta	art :	add	lres	s fo	r re	oi∩r	1															
ID																																	
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α ,	A A
Bit nu	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0


6.13.1.27 REGION[3].END

Address offset: 0x634 End address of region 3



6.13.1.28 PREGION[0].START

Address offset: 0x6C0
Reserved for future use



6.13.1.29 PREGION[0].END

Address offset: 0x6C4
Reserved for future use



Bit nu	mber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16 1	15	14	13	12 1	.1 1	.0 !	9	8	7	6	5	4	3	2	1
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α ,	Δ,	Δ,	A.	Α	Α	Α	Α	Α	Α	Α	Α .
Reset	0x00	0000	00	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0
ID																																		
Α	R	EN	D									Res	serv	ed	for	fut	ure	use	2															

6.13.1.30 PREGION[0].SUBS

Address offset: 0x6C8
Subregions of region 0

Reset	Bit nu	ımber			31	30	29	28	27	26	25 :	24	23	22	2 2	1 2	0	19	9 18	8 1	17	16	1	5 1	4	13	1	2 1	1	10	9	8	7		6	5	4	3	2	1	L C	ĺ
No. No.	ID				f	е	d	С	b	а	Z	Υ	Х	W	/ \	٧ l	J	Т	S		R	Q	F	' ()	N	Ν	1	L	K	J	-1	Н	. (Ĝ	F	Ε	D	С	E	3 Δ	Ì
A RW Residude Exclude include Include or exclude subregion 0 in region B RW Residude Residude Residude Include Include Residude Residude Residude Subregion 1 in region B RW Residude Residude Residude Include Include Residude Residude Subregion 1 in region C RW Residude Residude Residude Residude Subregion 2 in region Residude Residude Residude Subregion 3 in region B RW Residude Residude Residude Residude Subregion 3 in region Residude Residude Residude Subregion 3 in region B RW Residude Residude Residude Subregion 3 in region Residude Subregion 3 in region Residude Residude Subregion 3 in region E RW Residude Residude Subregion 3 in region Residude Subregion 4 in region Residude Subregion 4 in region E RW Residude Residude Subregion 5 in region Residude Subregion 5 in region Residude Subregion 6 in region F RW Residude Residude Subregion 6 in region Residude Subregion 7 in region Residude Subregion 7 in region Residude Subregion 7 in region Residude Subregion 8 in region Residude Residude Subregion 8 in region Residude Residude Subregion 8 in region Residude Residude Subregion 9 in region Residude Subregion 9 in region Residude Residude Residude Subregion 9 in region Residude Residude Subregion 9 in region Residude Residude Subregion 9 in region Residude Residude Subregion 9 in region Residude Residude Subregion 10 in region Residude Residude Residude Subregion 10 in region Residude Residude Residual Residude Residual Residual Residual R	Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	(0 (0	0	0)	0	0	(()	0	0)	0	0	0	0	0)	0	0	0	0	0	C	0	ĺ
RV	ID																																									
	Α	RW	SR0							_		Т	Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n () ir	n r	eg	ior	1	Т		Т	_	Т			Т	_	Т	Т		
B RW SR1 Exclude 0 Exclude C RW SR2 Include 1 Include C RW SR2 Exclude 0 Exclude D RW SR3 Exclude 0 Exclude D RW SR3 Exclude 0 Exclude D RW SR3 Exclude 0 Exclude Include 1 Include 1 Include E RW SR4 Exclude 0 Exclude Include 1 Include 1 Include F RW SR5 Exclude 0 Exclude Include 1 Include or exclude subregion 5 in region Exclude Include 1 Include or exclude subregion 5 in region Include 1 Include or exclude subregion 6 in region Include 1 Include or exclude subregion 7 in region Include 1 Include or exclude su				Exclude	0								Exc	lu	de																											
				Include	1								Inc	lu	de																											
	В	RW	SR1										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 1	. ir	ı r	eg	ior	1													
C RW SR2 Exclude 0 Exclude D RW SR3 Exclude 1 Include 2 Include <td></td> <td></td> <td></td> <td>Exclude</td> <td>0</td> <td></td> <th></th> <td></td> <th></th> <td></td> <td></td> <td></td> <td>Exc</td> <td>lu</td> <td>de</td> <td></td>				Exclude	0								Exc	lu	de																											
Exclude				Include	1								Inc	lu	de																											
D	С	RW	SR2										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 2	! ir	n r	eg	ior	1													
D RW SR3 Exclude 0 Exclude Include 1 Include Exclude E RW SR4 Include 1 E RW SR4 Exclude 0 Exclude Include 1 Include 1 Include F RW SR5 Include 1 Include F RW SR5 Include 1 Include G RW SR6 Exclude 0 Exclude G RW SR7 Include 1 Include G RW SR7 Include 1 Include H RW SR7 Exclude 0 Exclude Include 1 Include 1 Include I Include 1 Include 1 Include I Include 1 Include 1 Include I Include				Exclude	0								Exc	lu	de																											
				Include	1								Inc	lu	de																											
	D	RW	SR3										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 3	ir	n r	eg	ior	1													
E RW SR4 Exclude 0 Exclude Include 1 Include F RW SR5 Exclude 0 Exclude Include or exclude subregion 5 in region Exclude 1 Include G RW SR6 Exclude 0 Exclude Include or exclude subregion 6 in region Exclude 0 Exclude Include or exclude subregion 6 in region Exclude 0 Exclude Include or exclude subregion 7 in region Exclude Include Exclude Include or exclude subregion 7 in region Exclude Include Include Include or exclude subregion 8 in region Exclude Include Include Include or exclude subregion 8 in region Exclude Exclude Include Include or exclude subregion 9 in region Exclude Exclude Exclude Include or exclude subregion 9 in region Exclude Exclude Exclude Include or exclude subregion 10 in region Exclude Include or exclude subregion 10 in region				Exclude	0								Exc	lu	de																											
F RW Include Exclude Include 0 Exclude Include F IN IN INTERPRETARY INCLUDE REVIDED INCLUDE Include or exclude subregion 5 in region F IN IN INTERPRETARY INCLUDED INCLUDE Exclude 0 Exclude G IN IN INTERPRETARY INCLUDED INCLUDE Exclude 0 Exclude G IN IN INTERPRETARY INCLUDE OF EXCLUDE Subregion 6 in region Exclude Include H IN IN INTERPRETARY INCLUDED OF EXCLUDE OF EXCLUDE Subregion 7 in region Exclude IN IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 8 in region IN IN INTERPRETARY INCLUDED OF EXCLUDE Include IN IN INTERPRETARY INCLUDED OF EXCLUDE Include IN IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 9 in region EX IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 10 in region EX IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 11 in region EX IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 11 in region EX IN INTERPRETARY INCLUDED OF EXCLUDE Include or exclude subregion 12 in region				Include	1								Inc	lu	de																											
F	Е	RW	SR4										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 4	l ir	n r	eg	ior	1													
F RW RS5 Exclude 0 Exclude G Include 1 Include G RW RS6 Exclude 0 Exclude Include 1 Include Exclude Include 1 Include Include Include 1				Exclude	0								Exc	lu	de																											
Key Exclude 0 Exclude G RW SR6 Include 1 B RW SR6 Include 1 Include Exclude 0 Exclude Include Include Include Include Include Exclude Include Include Include Include Include Include Include Include Exclude Include Include Include Include Include Include Include Include Include Include Exclude Include Include Include Include Include Include Include Include Exclude Include Include Include I				Include	1								Inc	lu	de																											
Include Box Box Box Box Box Box Box Box Box Box	F	RW	SR5										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 5	ir	n r	eg	ior	1													
G RW SR6 Exclude 0 Exclude H RW SR7 Include 1 Include or exclude subregion 7 in region I RW SR7 Exclude 0 Exclude I Include 1 Include or exclude subregion 8 in region I Exclude 0 Exclude I Include 1 Include I Include 1 Include I Include 1 Include I Include 1 Include I Include Include Include <td></td> <td></td> <td></td> <td>Exclude</td> <td>0</td> <td></td> <th></th> <td></td> <th></th> <td></td> <td></td> <td></td> <td>Exc</td> <td>lu</td> <td>de</td> <td></td>				Exclude	0								Exc	lu	de																											
RW SR7 Exclude 0 Exclude I RW SR7 Exclude 0 Exclude I RW SR8 Exclude 0 Exclude I RW SR8 Exclude 0 Exclude I Exclude 0 Exclude I Include or exclude subregion 8 in region I Exclude 0 Include I Include or exclude subregion 9 in region I Exclude 0 Exclude I Include or exclude subregion 10 in region Exclude I Include or exclude subregion 10 in region Include I Include or exclude subregion 11 in region Exclude I Include or exclude subregion 11 in region Exclude I Include or exclude subregion 12 in region				Include	1								Inc	lu	de																											
H RW RW RW RW RW RW RW RW RW RW RW RW RW	G	RW	SR6										Inc	lu	de	or	ex	clı	ude	e s	ub	re	gic	n 6	ir	n r	eg	ior	1													
RW																																										
RW SR9				Include	1																																					
Include Include Include Include or exclude subregion 8 in region Exclude 0 Exclude Include Include 1 Include or exclude subregion 9 in region Exclude 1 Include or exclude subregion 9 in region Exclude 0 Exclude Subregion 9 in region Exclude 1 Include or exclude subregion 9 in region Exclude Include 1 Include Exclude 1 Include or exclude subregion 10 in region Exclude Include Include Include Exclude Sextude Sextude Subregion 10 in region Exclude Include Include Include Exclude Include Include Include Sextude Subregion 11 in region Exclude Include Include Include Sextude Subregion 11 in region Exclude Include Include Include Include Sextude Subregion 11 in region Exclude Include Include Include Include Include Sextude Subregion 11 in region Exclude Include Include Include Include Sextude Subregion 12 in region	Н	RW	SR7														ex	clı	ude	2 S	ub	re	gic	n 7	' ir	ı r	eg	ior	1													
INClude or exclude subregion 8 in region Exclude Description Description Exclude Description Exclude Description Exclude Description Exclude Description Description Exclude Description Exclude Description Description Exclude Description Exclude Description Exclude Description Description Exclude Exclude Description Exclude Exclude Description Exclude Description Exclude Description Exclude Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude Description Exclude De																																										
Exclude 0 Exclude 1 Include 1 Include 1 Include 1 Include 0 Exclude subregion 9 in region 1 Include 0 Exclude subregion 9 in region 1 Include 0 Exclude Subregion 9 in region 1 Include 0 Exclude Subregion 9 in region 1 Include 1 Include 0 Exclude Subregion 10 in region 1 Include 0 Exclude Subregion 10 in region 1 Include 0 Include 0 Include 1 In				Include	1																																					
Include Include Include Include Include or exclude subregion 9 in region Exclude 0 Exclude Include Include Include or exclude subregion 9 in region Include Or exclude subregion 10 in region Include or exclude subregion 10 in region Include Or exclude subregion 10 in region Include Or exclude subregion 10 in region Include Or exclude subregion 11 in region Include Or exclude subregion 11 in region Include Or exclude subregion 11 in region Include Or exclude subregion 11 in region Include Or exclude subregion 12 in region Include Or exclude subregion 12 in region	ı	RW	SR8		_												ex	clı	ude	e s	ub	re	gic	n 8	3 ir	n r	eg	ior	1													
J RW SR9 Exclude 0 Exclude Include 1 Include K RW SR10 Exclude 0 Exclude or exclude subregion 10 in region K Exclude 0 Exclude Include 1 Include L RW SR11 Exclude 0 Exclude Include or exclude subregion 11 in region Exclude Exclude 0 Exclude Include Include Include M RW SR12 Include or exclude subregion 12 in region																																										
K RW SR10 Exclude 0 Exclude L RW SR10 Exclude 0 Exclude or exclude subregion 10 in region L RW SR11 Include 1 Include L RW SR11 Exclude 0 Exclude Include or exclude subregion 11 in region Exclude 1 M RW SR12 Include Include or exclude subregion 12 in region		DIA	cno	Include	1																			,																		
K RW SR10 Frame (Exclude) Include or exclude subregion 10 in region L RW SR11 Include 1 Include or exclude subregion 10 in region L RW SR11 Include 1 Include or exclude subregion 11 in region Exclude 0 Exclude Include 1 Include M RW SR12 Include or exclude subregion 12 in region	J	RW	SK9		•												ex	CII	uae	S	db	re	gic	n s	ır	n r	eg	ıor	1													
K RW SR10 Exclude 0 Exclude Include 1 Include L RW SR11 Include Include or exclude subregion 11 in region Exclude 0 Exclude Include Include M RW SR12 Include or exclude subregion 12 in region																																										
Exclude 0 Exclude Include 1 Include Include or exclude subregion 11 in region Exclude Exclude 0 Exclude Include Include M RW SR12 Include or exclude subregion 12 in region	V	D)A/	CD10	include	1													داء	مامد					- 1	_			~: -														
L RW SR11 Exclude 0 Exclude B Include 1 Include or exclude subregion 11 in region Exclude 0 Exclude Include 1 Include M RW SR12 Include or exclude subregion 12 in region	K	KVV	SKIU	Evaluda	0												exi	CII	uue	: 5	ub	reş	gic	11 1	.0	1111	re	Ric)[]													
L RW SR11 Exclude 0 Exclude Exclude 1 Include M RW SR12 Include or exclude subregion 12 in region																																										
Exclude 0 Exclude Include 1 Include M RW SR12 Include or exclude subregion 12 in region		B/V/	SR11	include	1												۵۷,	c۱۰	וולי		uh	rer	ri c	n 1	1	ir	ro	air	n													
M RW SR12 Include 1 Include Include Include Include Include Include or exclude subregion 12 in region	_	IVVV	21/11	Evolude	0												CXI	CIL	uut	. 3	uυ	1 = {	510		. 1	a)	10	RIC	/11													
M RW SR12 Include or exclude subregion 12 in region																																										
	M	R\M/	SR12	include	1												ρv	cli	ude		uh	red	oi c	n 1	2	ir	re	gir	n													
Exclude 0 Exclude	171	1.00	5.112	Exclude	0												٠٨١	-11	Juc		ωIJ	٠- د	,,,		_		. 0	ь,с	-11													



Bit nu	mber			31 3	0 29	28 2	27 20	5 25	24 2	23 2	22 21	20	19 :	18	17 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4 3	3 2	. 1	0
ID				f	e d	c l	b a	Z	Υ)	X۱	N V	U	Т	S	R C	Q F	0	N	М	L	K	J	1 1	+	G	F	E [) (В	A
Reset	0x000	00000		0	0 0	0 (0 0	0	0 (0	0 0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID	R/W	Field	Value ID	Valu	е				0	Desc	criptio	on																		
			Include	1					li	nclı	ıde																			
N	RW	SR13							li	nclı	ıde o	or ex	xcluc	de s	ubre	egic	n 13	3 in	regi	on										
			Exclude	0							ude																			
			Include	1					li	nclı	ıde																			
0	RW	SR14									ıde o	or ex	xcluc	de s	ubre	egic	n 14	l in	regi	on										
			Exclude	0							ude																			
			Include	1						nclı																				
Р	RW	SR15		_							ıde o	or ex	xcluc	de s	ubre	egic	n 15	in	regi	on										
			Exclude	0							ude																			
_			Include	1							ıde																			
Q	RW	SR16	5.1.1	•							ıde o	or ex	xcluc	de s	ubre	egic	n 16	in	regi	on										
			Exclude	0							ude																			
	5147	5047	Include	1						nclı							4-													
R	RW	SR17	Forder de	0							ıde o	or ex	xciuc	ae s	upre	egic	n 1.	' in	reg	on										
			Exclude	0							ude																			
S	DVA	SR18	Include	1							ıde						- 10	. :												
3	RW	2819	Exclude	0							ude o ude	ле	xciuc	ue s	ubre	gic	111 10) 111	regi	OH										
			Include	1						nclu																				
Т	RW	SR19	iliciade	_							ide o	or o	velue	40.0	uhre	ogic	n 10) in	rogi	on										
	IVV	3113	Exclude	0							ude o) E	ACIUC	ue s	ubit	gic	11113	, 111	regi	011										
			Include	1							ude																			
U	RW	SR20	morauc	-							ide o	or ex	xcluc	le s	ubre	pic	ın 20) in	regi	on										
		5.1.2.5	Exclude	0							ude u	, ,				-6.0			6											
			Include	1						nclu																				
V	RW	SR21							li	nclı	ıde o	or ex	xcluc	de s	ubre	egic	n 21	Lin	regi	on										
			Exclude	0							ude					•			Ĭ											
			Include	1					li	nclı	ıde																			
W	RW	SR22							li	nclı	ıde o	or ex	xcluc	de s	ubre	egic	n 22	2 in	regi	on										
			Exclude	0					Е	Excl	ude																			
			Include	1					li	nclı	ıde																			
Χ	RW	SR23							li	nclı	ıde o	or ex	xcluc	de s	ubre	egic	n 23	3 in	regi	on										
			Exclude	0					Е	Excl	ude																			
			Include	1					li	nclu	ude																			
Υ	RW	SR24							li	nclu	ıde o	or ex	xcluc	de s	ubre	egic	n 24	l in	regi	on										
			Exclude	0					E	Excl	ude																			
			Include	1					li	nclu	ıde																			
Z	RW	SR25							li	nclu	ıde o	or ex	xcluc	de s	ubre	egic	n 25	in	regi	on										
			Exclude	0					E	xcl	ude																			
			Include	1					li	nclu	ıde																			
a	RW	SR26							li	nclu	ıde o	or ex	xcluc	de s	ubre	egic	n 26	in	regi	on										
			Exclude	0							ude																			
			Include	1							ude																			
b	RW	SR27									ıde o	or ex	xcluc	de s	ubre	egic	n 27	in '	regi	ion										
			Exclude	0							ude																			
			Include	1							ıde																			
С	RW	SR28	5.1.1	_							ıde o	or ex	xcluc	de s	ubre	egic	n 28	in i	regi	on										
			Exclude	0							ude																			
	Dist	CD20	Include	1							ıde		!				- 2	٠.												
d	RW	SR29							- 11	nclu	ıde o	or ex	xciuc	ae s	upre	egic	n 29	ın	regi	on										



Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	fedcbaZY	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
Exclude	0	Exclude
Include	1	Include
e RW SR30		Include or exclude subregion 30 in region
Exclude	0	Exclude
Include	1	Include
f RW SR31		Include or exclude subregion 31 in region
Exclude	0	Exclude
Include	1	Include

6.13.1.31 PREGION[1].START

Address offset: 0x6D0 Reserved for future use

Bit nu	ımber		31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	L7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	R	START									Res	serv	ed	for	fut	ure	use															

6.13.1.32 PREGION[1].END

Address offset: 0x6D4 Reserved for future use

Bit nu	mber		31	30 2	29 2	28 2	7 2	6 25	5 24	23	22	21 2	20 :	19 1	8 1	7 16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	A	A A	Δ Α	4 A	Α	Α	Α	Α	Α	Α,	Δ ,	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0 () (0 0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	R	END								Re	serv	ed 1	for	futu	ire i	ıse															

6.13.1.33 PREGION[1].SUBS

Address offset: 0x6D8
Subregions of region 1

Bit nu	ımber			31	30	29	28	27	26	25	24	- 23	3 2	2 2	21	20	19	18	17	16	15	5 1	4 1	L3	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Х	V	۷ '	V	U	Т	S	R	Q	Р	C)	N	М	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	t 0x000	00000		0	0	0	0	0	0	0	0	0	(0	0	0	0	0	0	0	0	()	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																					
Α	RW	SR0										In	clu	ıde	no s	e)	κclι	ıde	su	ore	gio	n C	in	re	gio	n											
			Exclude	0								E>	κclι	ude	e																						
			Include	1								In	clu	ıde	9																						
В	RW	SR1										In	clu	ıde	10 9	r ex	κclι	ıde	su	ore	gio	n 1	in	re	gio	n											
			Exclude	0								Ex	κclι	ude	е																						
			Include	1								In	clu	ıde	9																						
С	RW	SR2										In	clu	ıde	o e	e	κclι	ıde	su	ore	gio	n 2	in	re	gio	n											
			Exclude	0								Ex	κclι	ude	Э																						



Bit nu	ımber			31 3	0 29 :	28 2	7 26	25	24 2	3 2	2 21	. 20	19	18	17 1	.6 1	.5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2 :	1 0
ID				f e	e d	c b	о а	Z	Y >	X V	V V	U	T	S	R (Q	P C) [M	L	K	J	1	Н	G	F	Ε	D (C 1	ВА
Reset	0x000	00000		0 (0 0	0 0	0	0	0 (0 (0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0) (0 0
ID	R/W	Field	Value ID	Valu	е				D)esc	riptio	on																		
			Include	1					Ir	nclu	ıde																			
D	RW	SR3							Ir	nclu	ıde o	or e	xclud	de s	ubr	egio	on 3	in	regio	on										
			Exclude	0							ude																			
			Include	1						nclu																				
E	RW	SR4									ıde o	or e	xclud	de s	ubr	egio	on 4	in	regio	on										
			Exclude	0							ıde																			
_			Include	1						nclu							_													
F	RW	SR5		_							ıde o	or e	xclud	de s	ubr	egio	on 5	in	regio	on										
			Exclude	0							ude																			
	D) A /	SDC.	Include	1						nclu							_													
G	RW	SR6	Exclude	0							ıde o	or e	xciud	ae s	ubr	egio	on 6	ını	regio	on										
			Include	1						nclu	ude																			
Н	RW	SR7	include	1								or o	velue	40.0	ubr	ogi	on 7	in	rogi	n										
П	KVV	3K/	Exclude	0							ide o ide	л е.	xciuc	ue s	ubr	egic) /	m	egi	ווכ										
			Include	1						nclu																				
1	RW	SR8	meiaae	•							ide o	nr e	xcluc	de s	uhr	egir	n 8	in	egi	าท										
•		31.0	Exclude	0							ide o	,, C.	ACIG	<i>a</i> c .	ubi	СБІ	J., O		CBI	J.,										
			Include	1						nclu																				
J	RW	SR9									ıde o	or e	xclud	de s	ubr	egio	on 9	in	regio	on										
			Exclude	0							ude					-0			-0											
			Include	1					Ir	nclu	ıde																			
K	RW	SR10							Ir	nclu	ıde o	or e	xclud	de s	ubr	egio	on 1	0 ir	reg	ion										
			Exclude	0					E	xclı	ude																			
			Include	1					Ir	nclu	ıde																			
L	RW	SR11							Ir	nclu	ıde o	or e	xclud	de s	ubr	egio	on 1	1 ir	reg	ion										
			Exclude	0					E	xclı	ude																			
			Include	1					Ir	nclu	ıde																			
M	RW	SR12							Ir	nclu	ıde o	or e	xclud	de s	ubr	egio	on 1	2 ir	reg	ion										
			Exclude	0					E	xclı	ude																			
			Include	1					Ir	nclu	ıde																			
N	RW	SR13							Ir	nclu	ıde o	or e	xclud	de s	ubr	egio	on 1	3 ir	reg	ion										
			Exclude	0							ude																			
			Include	1							ıde																			
0	RW	SR14		_							ıde o	or e	xclud	de s	ubr	egio	on 1	4 ir	reg	ion										
			Exclude	0							ude																			
Р	D)A/	CD4.F	Include	1						nclu !:				J		!	1	r :												
Р	RW	SR15	Exclude	0							ıde o	or e.	xciuc	ae s	ubr	egio	on 1	5 IF	reg	ion										
			Include	1							ıde																			
Q	RW	SR16	meiade	1							ide o	nr o	velue	4a c	uhr	موزر	nn 1	6 in	rea	ion										
Q	11.00	3110	Exclude	0							ide o) C.	ACIUC	uc s	ubi	cgi	JII 1	O II	iicg	,1011										
			Include	1						nclu																				
R	RW	SR17		_							ide o	or e	xclud	de s	ubr	egio	on 1	7 ir	reg	ion										
			Exclude	0							ude u					J.,			-6											
			Include	1						nclu																				
S	RW	SR18									ıde o	or e	xclud	de s	ubr	egio	on 1	8 ir	reg	ion										
			Exclude	0							ude					_														
			Include	1					Ir	nclu	ıde																			
Т	RW	SR19							lr	nclu	ıde o	or e	xclud	de s	ubr	egio	on 1	9 ir	reg	ion										



Bit nu	mber			31 3	0 29	28	27 21	6 25	24 :	23.7	22 2	21 20	19	18	17 1	6 1	5 14	1 13	3 12	11	10	9	8	7	6	5 4	4 3	2	1
ID					e d																						E C		
	0x000	0000			. u																						0 0		0
ID		Field		Valu								tion					, ,		Ü	Ŭ	Ü	•							
	10, **	Tield	Exclude	0		-	-	-	-	-	lude			-	-	۰	-	۰	-	-	-	۰	-	۰	-	۰	-	-	
			Include	1							ude																		
U	RW	SR20		_									xcluc	de s	ubre	egic	n 20	o in	reg	ion									
			Exclude	0							lude								-0										
			Include	1						Incl																			
V	RW	SR21							ı	Incl	ude	or e	xcluc	de s	ubre	egic	n 2:	1 in	reg	ion									
			Exclude	0							lude					-			_										
			Include	1					ı	Incl	ude																		
w	RW	SR22							ı	Incl	ude	or e	xcluc	de s	ubre	egic	n 2:	2 in	reg	ion									
			Exclude	0					1	Excl	lude	2																	
			Include	1					ı	Incl	ude																		
Х	RW	SR23							ı	Incl	ude	or e	xcluc	de s	ubre	egic	n 2	3 in	reg	ion									
			Exclude	0					1	Excl	lude	2																	
			Include	1					ı	Incl	ude																		
Υ	RW	SR24							ı	Incl	ude	or e	xcluc	de s	ubre	egic	n 2	4 in	reg	ion									
			Exclude	0					1	Excl	lude	2																	
			Include	1					ı	Incl	ude																		
Z	RW	SR25							ı	Incl	ude	or e	xcluc	de s	ubre	egic	n 2	5 in	reg	ion									
			Exclude	0					1	Excl	lude	2																	
			Include	1					١	Incl	ude																		
а	RW	SR26							١	Incl	ude	or e	xcluc	de s	ubre	egic	n 2	6 in	reg	ion									
			Exclude	0					ŀ	Excl	lude	2																	
			Include	1					ı	Incl	ude																		
b	RW	SR27							١	Incl	ude	or e	xcluc	de s	ubre	egic	n 2	7 in	reg	ion									
			Exclude	0					ı	Excl	lude	2																	
			Include	1					ı	Incl	ude																		
С	RW	SR28											xcluc	de s	ubre	egic	n 2	8 in	reg	ion									
			Exclude	0							lude																		
			Include	1						Incl																			
d	RW	SR29		_									xcluc	de s	ubre	egic	n 2	9 in	reg	ion									
			Exclude	0							lude																		
	D)	SD20	Include	1							ude		,				_												
е	кW	SR30	Evoludo	0									xcluc	de s	ubre	egic	n 30) in	reg	ion									
			Exclude	0							lude																		
£	D) * /	CD24	Include	1							ude						- ~												
f	RW	SR31	Exclude	0									xcluc	ue s	upre	gic	on 31	ı ın	reg	ion									
				0							lude																		
			Include	1						iricil	ude																		

6.14 NFCT — Near field communication tag

The NFCT peripheral is an implementation of an NFC Forum compliant listening device NFC-A.

With appropriate software, the NFCT peripheral can be used as the listening device NFC-A as specified by the NFC Forum.

Listed here are the main features for the NFCT peripheral:

- NFC-A listen mode operation
 - 13.56 MHz input frequency



- Bit rate 106 kbps
- Wake-on-field low power field detection (SENSE) mode
- Frame assemble and disassemble for the NFC-A frames specified by the NFC Forum
- · Programmable frame timing controller
- Integrated automatic collision resolution, cyclic redundancy check (CRC), and parity functions




Figure 65: NFCT block diagram

6.14.1 Overview

The NFCT peripheral contains a 13.56 MHz AM receiver and a 13.56 MHz load modulator with 106 kbps data rate as defined by the NFC Forum.






Figure 66: NFCT overview

When transmitting, the frame data will be transferred directly from RAM and transmitted with configurable frame type and delay timing. The system will be notified by an event whenever a complete frame is received or sent. The received frames will be automatically disassembled and the data part of the frame transferred to RAM.

The NFCT peripheral also supports the collision detection and resolution ("anticollision") as defined by the NFC Forum.

Wake-on-field is supported in SENSE mode while the device is either in System OFF or System ON mode. When the antenna enters an NFC field, an event will be triggered notifying the system to activate the NFCT functionality for incoming frames. In System ON, if the energy detected at the antenna increases beyond a threshold value, the module will generate a FIELDDETECTED event. When the strength of the field no longer supports NFC communication, the module will generate a FIELDLOST event. For the Low Power Field Detect threshold values, refer to NFCT Electrical Specification on page 479.

In System OFF, the NFCT Low Power Field Detect function can wake the system up through a reset. See RESETREAS on page 95 for more information on how to detect a wakeup from NFCT.

If the system is put into System OFF mode while a field is already present, the NFCT Low Power Field Detect function will wake the system up right away and generate a reset.

Important: As a consequence of a reset, NFCT is disabled, and therefore the reset handler will have to activate NFCT again and set it up properly.

The HFXO must be running before the NFCT peripheral goes into ACTIVATED state. Note that the NFCT peripheral calibration is automatically done on ACTIVATE task. The HFXO can be turned off when the NFCT peripheral goes into SENSE mode. The shortcut FIELDDETECTED_ACTIVATE can be used when the HFXO is already running while in SENSE mode.

Outgoing data will be collected from RAM with the EasyDMA function and assembled according to the TXD.FRAMECONFIG on page 476 register. Incoming data will be disassembled according to the RXD.FRAMECONFIG register and the data section in the frame will be written to RAM via the EasyDMA function.



The NFCT peripheral includes a frame timing controller that can be used to accurately control the interframe delay between the incoming frame and a corresponding outgoing frame. It also includes optional CRC functionality.

6.14.2 Operating states

Tasks and events are used to control the operating state of the peripheral. The module can change state by triggering a task, or when specific operations are finalized. Events and tasks allow software to keep track of and change the current state.

See NFCT block diagram on page 452 and NFCT state diagram, automatic collision resolution enabled on page 454 for more information. See *NFC Forum, NFC Activity Technical Specification* for description on NFCT operating states.




Figure 67: NFCT state diagram, automatic collision resolution enabled




Figure 68: NFCT state diagram, automatic collision resolution disabled



Important:

- FIELDLOST event is not generated in SENSE mode.
- Sending SENSE task while field is still present does not generate FIELDDETECTED event.
- If the FIELDDETECTED event is cleared before sending the ACTIVATE task, then the FIELDDETECTED event shows up again after sending the ACTIVATE task. The shortcut FIELDDETECTED_ACTIVATE can be used to avoid this condition.

6.14.3 Pin configuration

NFCT uses two pins to connect the antenna and these pins are shared with GPIOs.

The PROTECT field in the NFCPINS register in UICR defines the usage of these pins and their protection level against excessive voltages. The content of the NFCPINS register is reloaded at every reset. See Pin assignments on page 926 for the pins used by the NFCT peripheral.

When NFCPINS.PROTECT=NFC, a protection circuit will be enabled on the dedicated pins, preventing the chip from being damaged in the presence of a strong NFC field. The protection circuit will short the two pins together if voltage difference exceeds approximately 2V. The GPIO function on those pins will also be disabled.

When NFCPINS.PROTECT=Disabled, the device will not be protected against strong NFC field damages caught by a connected NFCT antenna, and the NFCT peripheral will not operate as expected, as it will never leave the DISABLE state.

The pins dedicated to the NFCT antenna function will have some limitation when the pins are configured for normal GPIO operation. The pin capacitance will be higher on those (refer to C_{PAD_NFC} in the Electrical Specification of GPIO — General purpose input/output on page 322), and some increased leakage current between the two pins is to be expected if they are used in GPIO mode, and are driven to different logical values. To save power, the two pins should always be set to the same logical value whenever entering one of the device power saving modes. For details, refer to I_{NFC_LEAK} in the Electrical Specification of GPIO — General purpose input/output on page 322.

6.14.4 EasyDMA

The NFCT peripheral implements EasyDMA for reading and writing of data packets from and to the Data RAM.

The NFCT EasyDMA utilizes a pointer called PACKETPTR on page 475 for receiving and transmitting packets.

The NFCT peripheral uses EasyDMA to read or write RAM, but not both at the same time. The event RXFRAMESTART indicates that the EasyDMA has started writing to the RAM for a receive frame and the event RXFRAMEND indicates that the EasyDMA has completed writing to the RAM. Similarly, the event TXFRAMESTART indicates that the EasyDMA has started reading from the RAM for a transmit frame and the event TXFRAMEND indicates that the EasyDMA has completed reading from the RAM. If a transmit and a receive operation is issued at the same time, the transmit operation would be prioritized.

Starting a transmit operation while the EasyDMA is writing a receive frame to the RAM will result in unpredictable behavior. Starting an EasyDMA operation when there is an ongoing EasyDMA operation may result in unpredictable behavior. It is recommended to wait for the TXFRAMEEND or RXFRAMEEND event for the ongoing transmit or receive before starting a new receive or transmit operation.

The MAXLEN on page 475 register determines the maximum number of bytes that can be read from or written to the RAM. This feature can be used to ensure that the NFCT peripheral does not overwrite, or read beyond, the RAM assigned to a packet. Note that if the RXD.AMOUNT or TXD.AMOUNT register indicates longer data packets than set in MAXLEN, the frames sent to or received from the physical layer



will be incomplete. In that situation, in RX, the OVERRUN bit in the FRAMESTATUS.RX register will be set and an RXERROR event will be triggered.

Important: The RXD.AMOUNT and TXD.AMOUNT define a frame length in bytes and bits excluding start of frame (SoF), end of frame (EoF), and parity, but including CRC for RXD.AMOUNT only. Make sure to take potential additional bits into account when setting MAXLEN.

Only sending task ENABLERXDATA ensures that a new value in PACKETPTR pointing to the RX buffer in Data RAM is taken into account.

If PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a hard fault or RAM corruption. For more information about the different memory regions, see Chapter Memory on page 21.

The NFCT peripherals normally do alternative receive and transmit frames. Therefore, to prepare for the next frame, the PACKETPTR, MAXLEN, TXD.FRAMECONFIG and TXD.AMOUNT can be updated while the receive is in progress, and, similarly, the PACKETPTR, MAXLEN and RXD.FRAMECONFIG can be updated while the transmit is in progress. They can be updated and prepared for the next NFC frame immediately after the STARTED event of the current frame has been received. Updating the TXD.FRAMECONFIG and TXD.AMOUNT during the current transmit frame or updating RXD.FRAMECONFIG during current receive frame may cause unpredictable behaviour.

In accordance with *NFC Forum, NFC Digital Protocol Technical Specification*, the least significant bit (LSB) from the least significant byte (LSByte) is sent on air first. The bytes are stored in increasing order, starting at the lowest address in the EasyDMA buffer in RAM.

6.14.5 Frame assembler

The NFCT peripheral implements a frame assembler in hardware.

When the NFCT peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For RX, see Frame disassembler on page 457. For TX, the software must indicate the address of the source buffer in Data RAM and its size through programming the PACKETPTR and MAXLEN registers respectively, then issuing a STARTTX task.

MAXLEN must be set so that it matches the size of the frame to be sent.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame assembler EasyDMA.

When asserting the STARTTX task, the frame assembler module will start reading TXD.AMOUNT.TXDATABYTES bytes (plus one additional byte if TXD.AMOUNT.TXDATABITS > 0) from the RAM position set by the PACKETPTR.

The NFCT peripheral transmits the data as read from RAM, adding framing and the CRC calculated on the fly if set in TXD.FRAMECONFIG. The NFCT peripheral will take (8*TXD.AMOUNT.TXDATABYTES + TXD.AMOUNT.TXDATABITS) bits and assemble a frame according to the settings in TXD.FRAMECONFIG. Both short frames, standard frames, and bit-oriented SDD frames as specified in the NFC Forum, NFC Digital Protocol Technical Specification can be assembled by the correct setting of the TXD.FRAMECONFIG register.

The bytes will be transmitted on air in the same order as they are read from RAM with a rising bit order within each byte, least significant bit (LSB) first. That is, b0 will be transmitted on air before b1, and so on. The bits read from RAM will be coded into symbols as defined in the NFC Forum, NFC Digital Protocol Technical Specification.



Important: Some NFC Forum documents, such as *NFC Forum*, *NFC Digital Protocol Technical Specification*, define bit numbering in a byte from b1 (LSB) to b8 (most significant bit (MSB)), while most other technical documents from the NFC Forum, and also the Nordic Semiconductor documentation, traditionally number them from b0 to b7. The present document uses the b0–b7 numbering scheme. Be aware of this when comparing the *NFC Forum*, *NFC Digital Protocol Technical Specification* to others.

The frame assembler can be configured in TXD.FRAMECONFIG to add SoF symbol, calculate and add parity bits, and calculate and add CRC to the data read from RAM when assembling the frame. The total frame will then be longer than what is defined by TXD.AMOUNT.TXDATABYTES. TXDATABITS. DISCARDMODE will select if the first bits in the first byte read from RAM or the last bits in the last byte read from RAM will be discarded if TXD.AMOUNT.TXDATABITS are not equal to zero. Note that if TXD.FRAMECONFIG.PARITY = Parity and TXD.FRAMECONFIG.DISCARDMODE=DiscardStart, a parity bit will be included after the non-complete first byte. No parity will be added after a non-complete last byte.

The frame assemble operation is illustrated in Frame assemble illustration on page 457 for different settings in TXD.FRAMECONFIG. All shaded bit fields are added by the frame assembler. Some of these bits are optional and appearances are configured in TXD.FRAMECONFIG. Note that the frames illustrated do not necessarily comply with the NFC specification. The figure is only to illustrate the behavior of the NFCT peripheral.




Figure 69: Frame assemble illustration

The accurate timing for transmitting the frame on air is set using the frame timing controller settings.

6.14.6 Frame disassembler

The NFCT peripheral implements a frame disassembler in hardware.

When the NFCT peripheral is in the ACTIVE_A state, the software can decide to enter RX or TX mode. For TX, see Frame assembler on page 456. For RX, the software must indicate the address and size of the destination buffer in Data RAM through programming the PACKETPTR and MAXLEN registers before issuing an ENABLERXDATA task.

The STARTED event indicates that the PACKETPTR and MAXLEN registers have been captured by the frame disassembler EasyDMA.

When an incoming frame starts, the RXFRAMESTART event will get issued and data will be written to the buffer in Data RAM. The frame disassembler will verify and remove any parity bits, start of frame (SoF) and

NORDIC SEMICONDUCTOR

end of frame (EoF) symbols on the fly based on RXD.FRAMECONFIG register configuration. It will, however, verify and transfer the CRC bytes into RAM, if the CRC is enabled through RXD.FRAMECONFIG.

When an EoF symbol is detected, the NFCT peripheral will assert the RXFRAMEEND event and write the RXD.AMOUNT register to indicate numbers of received bytes and bits in the data packet. The module does not interpret the content of the data received from the remote NFC device, except for SoF, EoF, parity, and CRC checking, as described above. The frame disassemble operation is illustrated below.




Figure 70: Frame disassemble illustration

Per NFC specification, the time between EoF to the next SoF can be as short as $86 \mu s$, and thefore care must be taken that PACKETPTR and MAXLEN are ready and ENABLERXDATA is issued on time after the end of previous frame. The use of a PPI shortcut from TXFRAMEEND to ENABLERXDATA is recommended.

6.14.7 Frame timing controller

The NFCT peripheral includes a frame timing controller that continuously keeps track of the number of the 13.56 MHz RF carrier clock periods since the end of the EoF of the last received frame.

The NFCT peripheral can be programmed to send a responding frame within a time window or at an exact count of RF carrier periods. In case of FRAMEDELAYMODE = Window, a STARTTX task triggered before the frame timing controller counter is equal to FRAMEDELAYMIN will force the transmission to halt until the counter is equal to FRAMEDELAYMIN. If the counter is within FRAMEDELAYMIN and FRAMEDELAYMAX when the STARTTX task is triggered, the NFCT peripheral will start the transmission straight away. In case of FRAMEDELAYMODE = ExactVal, a STARTTX task triggered before the frame delay counter is equal to FRAMEDELAYMAX will halt the actual transmission start until the counter is equal to FRAMEDELAYMAX.

In case of FRAMEDELAYMODE = WindowGrid, the behaviour is similar to the FRAMEDELAYMODE = Window, but the actual transmission between FRAMEDELAYMIN and FRAMEDELAYMAX starts on a bit grid as defined for NFC-A Listen frames (slot duration of 128 RF carrier periods).

An ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) will be asserted if the frame timing controller counter reaches FRAMEDELAYMAX without any STARTTX task triggered. This may happen even when the response is not required as per *NFC Forum, NFC Digital Protocol Technical Specification*. Any commands handled by the automatic collision resolution that don't involve a response being generated may also result in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS). The FRAMEDELAYMIN and FRAMEDELAYMAX values shall only be updated before the STARTTX task is triggered. Failing to do so may cause unpredictable behaviour.



The frame timing controller operation is illustrated in Frame timing controller (FRAMEDELAYMODE=Window) on page 459. The frame timing controller automatically adjusts the frame timing counter based on the last received data bit according to NFC-A technology in the NFC Forum, NFC Digital Protocol Technical Specification.




Figure 71: Frame timing controller (FRAMEDELAYMODE=Window)

6.14.8 Collision resolution

The NFCT peripheral implements an automatic collision resolution function as defined by the NFC Forum.

Automatic collision resolution is enabled by default, and it is recommended that the feature is used since it is power efficient and reduces the complexity of software handling the collision resolution sequence. This feature can be disabled through the MODE field in the AUTOCOLRESCONFIG register. When the automatic collision resolution is disabled, all commands will be sent over EasyDMA as defined in frame disassembler.

The SENSRES and SELRES registers need to be programmed upfront in order for the collision resolution to behave correctly. Depending on the NFCIDSIZE field in SENSRES, the following registers also need to be programmed upfront:

- NFCID1 LAST if NFCID1SIZE=NFCID1Single (ID = 4 bytes);
- NFCID1 2ND LAST and NFCID1 LAST if NFCID1SIZE=NFCID1Double (ID = 7 bytes);
- NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST if NFCID1SIZE=NFCID1Triple (ID = 10 bytes);

A pre-defined set of registers, NFC.TAGHEADER0..3, containing a valid NFCID1 value, is available in FICR and can be used by software to populate the NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST registers.

NFCID1 byte allocation (top sent first on air) on page 460 explains the position of the ID bytes in NFCID1_3RD_LAST, NFCID1_2ND_LAST, and NFCID1_LAST, depending on the ID size, and as compared to the definition used in the *NFC Forum*, *NFC Digital Protocol Technical Specification*.



	ID = 4 bytes	ID = 7 bytes	ID = 10 bytes
NFCID1_Q			nfcid1 ₀
NFCID1_R			$nfcid1_1$
NFCID1_S			nfcid1 ₂
NFCID1_T		nfcid1 ₀	nfcid1 ₃
NFCID1_U		$nfcid1_1$	nfcid1 ₄
NFCID1_V		nfcid1 ₂	nfcid1 ₅
NFCID1_W	$nfcid1_0$	nfcid1 ₃	nfcid1 ₆
NFCID1_X	nfcid1 ₁	nfcid1 ₄	nfcid1 ₇
NFCID1_Y	nfcid1 ₂	nfcid1 ₅	nfcid1 ₈
NFCID1_Z	nfcid1 ₃	nfcid1 ₆	nfcid1 ₉

Table 25: NFCID1 byte allocation (top sent first on air)

The hardware implementation can handle the states from IDLE to ACTIVE_A automatically as defined in the NFC Forum, NFC Activity Technical Specification, and the other states are to be handled by software. The software keeps track of the state through events. The collision resolution will trigger an AUTOCOLRESSTARTED event when it has started. Reaching the ACTIVE_A state is indicated by the SELECTED event.

If collision resolution fails, a COLLISION event is triggered. Note that errors occurring during automatic collision resolution may also cause ERROR and/or RXERROR events to be generated. Other events may also get generated. It is recommended that the software ignores any event except COLLISION, SELECTED and FIELDLOST during automatic collision resolution. Software shall also make sure that any unwanted SHORT or PPI shortcut is disabled during automatic collision resolution.

The automatic collision resolution will be restarted, if the packets are received with CRC or parity errors while in ACTIVE_A state. The automatic collision resolution feature can be disabled while in ACTIVE_A state to avoid this.

The SLP_REQ is automatically handled by the NFCT peripheral when the automatic collision resolution is enabled. However, this results in an ERROR event (with FRAMEDELAYTIMEOUT cause in ERRORSTATUS) since the SLP_REQ has no response. This error must be ignored until the SELECTED event is triggered and this error should be cleared by the software when the SELECTED event is triggered.

6.14.9 Antenna interface

In ACTIVATED state, an amplitude regulator will adjust the voltage swing on the antenna pins to a value that is within the V_{swing} limit.

Refer to NFCT Electrical Specification on page 479.

6.14.10 NFCT antenna recommendations

The NFCT antenna coil must be connected differential between NFC1 and NFC2 pins of the device.

Two external capacitors should be used to tune the resonance of the antenna circuit to 13.56 MHz.






Figure 72: NFCT antenna recommendations

The required tuning capacitor value is given by the below equations:

$$C'_{tune} = \frac{1}{(2\pi \cdot 13.56 \ MHz)^2 \cdot L_{ant}} \quad where \ C'_{tune} = \frac{1}{2} \cdot \left(C_p + C_{int} + C_{tune}\right)$$

$$and \ C_{tune1} = C_{tune2} = C_{tune} \qquad C_{p1} = C_{p2} = C_p \qquad C_{int1} = C_{int2} = C_{int}$$

$$C_{tune} = \frac{2}{(2\pi \cdot 13.56 \ MHz)^2 \cdot L_{ant}} - C_p - C_{int}$$

An antenna inductance of $L_{ant} = 2 \mu H$ will give tuning capacitors in the range of 130 pF on each pin. The total capacitance on **NFC1** and **NFC2** must be matched.

6.14.11 Battery protection

If the antenna is exposed to a strong NFC field, current may flow in the opposite direction on the supply due to parasitic diodes and ESD structures.

If the battery used does not tolerate return current, a series diode must be placed between the battery and the device in order to protect the battery.

6.14.12 References

NFC Forum, NFC Analog Specification version 1.0, www.nfc-forum.org

NFC Forum, NFC Digital Protocol Technical Specification version 1.1, www.nfc-forum.org

NFC Forum, NFC Activity Technical Specification version 1.1, www.nfc-forum.org

6.14.13 Registers

Instances

Instance	Base address	Description
NFCT	0x40005000	Near field communication tag





Register overview


Register	Offset	Description
TASKS_ACTIVATE	0x000	Activate NFCT peripheral for incoming and outgoing frames, change state to activated
TASKS_DISABLE	0x004	Disable NFCT peripheral
TASKS_SENSE	0x008	Enable NFC sense field mode, change state to sense mode
TASKS_STARTTX	0x00C	Start transmission of an outgoing frame, change state to transmit
TASKS_ENABLERXDATA	0x01C	Initializes the EasyDMA for receive.
TASKS_GOIDLE	0x024	Force state machine to IDLE state
TASKS_GOSLEEP	0x028	Force state machine to SLEEP_A state
EVENTS_READY	0x100	The NFCT peripheral is ready to receive and send frames
EVENTS_FIELDDETECTED	0x104	Remote NFC field detected
EVENTS_FIELDLOST	0x108	Remote NFC field lost
EVENTS_TXFRAMESTART	0x10C	Marks the start of the first symbol of a transmitted frame
EVENTS TXFRAMEEND	0x110	Marks the end of the last transmitted on-air symbol of a frame
EVENTS RXFRAMESTART	0x114	Marks the end of the first symbol of a received frame
EVENTS RXFRAMEEND	0x118	Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended
EVERTS_ION TO MILEURS	OXIIO	accessing the RX buffer
EVENTS ERROR	0x11C	NFC error reported. The ERRORSTATUS register contains details on the source of the error.
	0x11C 0x128	-
EVENTS_RXERROR	UX128	NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the error.
EVENTS_ENDRX	0x12C	RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.
EVENTS_ENDTX	0x130	Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer
EVENTS_AUTOCOLRESSTARTED	0x138	Auto collision resolution process has started
EVENTS_COLLISION	0x148	NFC auto collision resolution error reported.
EVENTS_SELECTED	0x14C	NFC auto collision resolution successfully completed
EVENTS_STARTED	0x150	EasyDMA is ready to receive or send frames.
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSTATUS	0x404	NFC Error Status register
FRAMESTATUS.RX	0x40C	Result of last incoming frame
NFCTAGSTATE	0x410	NfcTag state register
SLEEPSTATE	0x420	Sleep state during automatic collision resolution
FIELDPRESENT	0x43C	Indicates the presence or not of a valid field
FRAMEDELAYMIN	0x504	Minimum frame delay
FRAMEDELAYMAX	0x508	Maximum frame delay
FRAMEDELAYMODE	0x50C	Configuration register for the Frame Delay Timer
PACKETPTR	0x510	Packet pointer for TXD and RXD data storage in Data RAM
	0x510	Size of the RAM buffer allocated to TXD and RXD data storage each
MAXLEN TYP FRAMECONFIC		Configuration of outgoing frames
TXD.FRAMECONFIG	0x518	
TXD.AMOUNT	0x51C	Size of outgoing frame
RXD.FRAMECONFIG	0x520	Configuration of incoming frames
RXD.AMOUNT	0x524	Size of last incoming frame
NFCID1_LAST	0x590	Last NFCID1 part (4, 7 or 10 bytes ID)
NFCID1_2ND_LAST	0x594	Second last NFCID1 part (7 or 10 bytes ID)
NFCID1_3RD_LAST	0x598	Third last NFCID1 part (10 bytes ID)
AUTOCOLRESCONFIG	0x59C	Controls the auto collision resolution function. This setting must be done before the NFCT peripheral is activated.
SENSRES	0x5A0	NFC-A SENS_RES auto-response settings
SELRES	0x5A4	NFC-A SEL_RES auto-response settings



6.14.13.1 TASKS_ACTIVATE

Address offset: 0x000


Activate NFCT peripheral for incoming and outgoing frames, change state to activated



6.14.13.2 TASKS DISABLE

Address offset: 0x004


Disable NFCT peripheral



6.14.13.3 TASKS SENSE

Address offset: 0x008


Enable NFC sense field mode, change state to sense mode



6.14.13.4 TASKS_STARTTX

Address offset: 0x00C

Start transmission of an outgoing frame, change state to transmit








6.14.13.5 TASKS_ENABLERXDATA

Address offset: 0x01C


Initializes the EasyDMA for receive.



6.14.13.6 TASKS GOIDLE

Address offset: 0x024


Force state machine to IDLE state



6.14.13.7 TASKS_GOSLEEP

Address offset: 0x028


Force state machine to SLEEP_A state



6.14.13.8 EVENTS_READY

Address offset: 0x100

The NFCT peripheral is ready to receive and send frames








6.14.13.9 EVENTS_FIELDDETECTED


Address offset: 0x104

Remote NFC field detected



6.14.13.10 EVENTS FIELDLOST


Address offset: 0x108 Remote NFC field lost



6.14.13.11 EVENTS TXFRAMESTART

Address offset: 0x10C


Marks the start of the first symbol of a transmitted frame



6.14.13.12 EVENTS TXFRAMEEND

Address offset: 0x110

Marks the end of the last transmitted on-air symbol of a frame






6.14.13.13 EVENTS_RXFRAMESTART

Address offset: 0x114


Marks the end of the first symbol of a received frame



6.14.13.14 EVENTS RXFRAMEEND

Address offset: 0x118


Received data has been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended accessing the RX buffer



6.14.13.15 EVENTS ERROR

Address offset: 0x11C

NFC error reported. The ERRORSTATUS register contains details on the source of the error.




6.14.13.16 EVENTS_RXERROR

Address offset: 0x128

NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the error.






6.14.13.17 EVENTS ENDRX

Address offset: 0x12C


RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.



6.14.13.18 EVENTS_ENDTX

Address offset: 0x130


Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer



6.14.13.19 EVENTS_AUTOCOLRESSTARTED

Address offset: 0x138

Auto collision resolution process has started




6.14.13.20 EVENTS COLLISION

Address offset: 0x148






NFC auto collision resolution error reported.



6.14.13.21 EVENTS SELECTED

Address offset: 0x14C


NFC auto collision resolution successfully completed



6.14.13.22 EVENTS STARTED

Address offset: 0x150


EasyDMA is ready to receive or send frames.



6.14.13.23 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks







Bit nu	mber			31 3	30 29	28 2	7 26	5 25	24 2	3 2	2 21	. 20	19 :	18 1	7 16	15	14	13 1	.2 1	1 10	9	8	7	6	5 4	4 3	2	1	0
ID																									F			В	Α
Reset	0x000	00000		0	0 0	0 (0 0	0	0 (0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0	0	0
ID																													
F	RW	TXFRAMEEND_ENAI	BLERXDATA						S	hor	tcut	bet	wee	n ev	ent	TXF	RAN	1EEN	ND a	nd t	ask	EN	ABL	ERX	DAT	ГА			
			Disabled	0					D	isal	ble s	hort	tcut																
			Enabled	1					Е	nab	le sl	hort	cut																

6.14.13.24 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31 3	30 29	28	27 2	6 25	24	23 2	2 21	20	19 1	18	17 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID												Т	S	R			١	ı	М	L	K			Н	G	F	Ε	D (В	Α
Rese	t 0x000	00000		0	0 0	0	0 (0 0	0	0 (0 0	0	0	0	0 () (0 (0	0	0	0	0	0	0	0	0	0	0 (0	0
ID																														
Α	RW	READY								Enab	ole or	dis	able	e in	terr	upt	for	eve	nt F	REA	DY									
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
В	RW	FIELDDETECTED								Enab	ole or	dis	able	e in	terr	upt	for	eve	nt F	IELI	DDE	TE	CTE)						
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
С	RW	FIELDLOST								Enab	ole or	dis	able	e in	terr	upt	for	eve	nt F	IELI	DLC	ST								
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
D	RW	TXFRAMESTART								Enab	ole or	dis	able	e in	terr	upt	for	eve	nt T	XFF	RAN	1ES	TART	Γ						
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
E	RW	TXFRAMEEND								Enab	ole or	dis	able	e in	terr	upt	for	eve	nt T	XFF	RAN	1EE	ND							
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
F	RW	RXFRAMESTART								Enak	ole or	dis	able	e in	terr	upt	for	eve	nt F	RXF	RAN	1ES	TAR	Г						
			Disabled	0						Disa	ble																			
			Enabled	1						Enab	ole																			
G	RW	RXFRAMEEND									ole or	dis	able	e in	terr	upt	for	eve	nt F	RXF	RAN	1EE	ND							
			Disabled	0						Disa																				
			Enabled	1						Enak							_													
Н	RW	ERROR		_							ole or	dis	able	e in	iterr	upt	for	eve	nt E	RR	OR									
			Disabled	0						Disa																				
	D)4/	DVEDDOD	Enabled	1						Enak							,													
K	RW	RXERROR	B: 11 1								ole or	ais	abie	e in	iterr	Jpt	tor	eve	nt F	KXEI	RKU	K								
			Disabled	0						Disa																				
L	RW	ENDRX	Enabled	1						Enak	ole ole or	مئات	ماطم	. :	+	ınt	for		nt F	ND	DV									
L	KVV	ENDRA	Disabled	0						Disa		uis	dDIE	2 111	iterr	Jpt	101	eve	iii E	טאו	KA									
			Enabled							Enak																				
М	RW	ENDTX	Lilabicu	1							ole or	die	ahle	a in	torr	ınt	for	AV/	nt F	ND	TY									
141	11.00	LIDIA	Disabled	0						Disa		uis	JUDIC	- 111	ice i i	ıμι	101	cve		שאו	11									
			Enabled	1						Enak																				
N	RW	AUTOCOLRESSTARTI									ole or	· dis	able	in e	iterr	ınt	for	eve	nt 4	ALIT.	nco)I R	FSST	ΔR	TEC)				
	1.00		Disabled	0						Disa		uis		- 111		.pt	.01			.01			2001							
			Enabled	1						Enak																				
			Lilubicu	-						21101																				



Bit nu	mber			31	30 29	28	3 27 1	26 2	25 24	23	22	21 2	0 19	18	17	16	15	14	13	12 :	11 1	0 9	8 (7	6	5	4	3	2	1	0
ID												1	r s	R				N		M	L I	<		Н	G	F	Ε	D	С	В	Α
Reset	Reset 0x00000000											0 (0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0
ID																															
R	RW	COLLISION								En	abl	e or c	lisab	le ir	iter	rup	t fo	r ev	/en	t CC)LLI:	SIO	N								
			Disabled	0						Dis	sab	le																			
			Enabled	1						En	abl	e																			
S	RW	SELECTED								En	abl	e or c	lisab	le ir	iter	rup	t fo	r ev	/en	t SE	LEC	TEC)								
			Disabled	0						Dis	sab	le																			
			Enabled	1						En	abl	е																			
Т	RW	STARTED								En	abl	e or c	lisab	le ir	iter	rup	t fo	r ev	/en	t ST	ART	ED									
			Disabled	0						Dis	sab	le																			
			Enabled	1						En	abl	e																			

6.14.13.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31	30 2	29 2	8 27	7 26	25	24	23 2	22 2	21 2	0 1	19 1	18	17 1	.6 :	15	14	13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
ID													T	Γ:	S I	R				N		М	L	K			Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		0	0	0 (0 0	0	0	0	0 (0	0 ()	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Α	RW	READY									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	RE	AD۱	′									
			Set	1							Enal	ble																						
			Disabled	0							Read	d: C	Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	t																			
В	RW	FIELDDETECTED									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	FIE	LDI	DET	ECT	ED							
			Set	1							Enal	ble																						
			Disabled	0							Read	d: C	Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	d																			
С	RW	FIELDLOST									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	FIE	LDI	.OS	Т								
			Set	1							Enal	ble																						
			Disabled	0							Read	d: C	Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	d																			
D	RW	TXFRAMESTART									Writ	:e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	ТХ	FRA	ME	STA	RT							
			Set	1							Enal	ble																						
			Disabled	0							Read	d: C	Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	t																			
E	RW	TXFRAMEEND									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	ТХ	FRA	ME	ENI	D							
			Set	1							Enal	ble																						
			Disabled	0							Read	d: [Disab	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	b																			
F	RW	RXFRAMESTART									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	RX	FR.A	ME	STA	RT							
			Set	1							Enal	ble																						
			Disabled	0							Read	d: [Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	d																			
G	RW	RXFRAMEEND									Writ	e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	RX	FR.A	ME	EN	D							
			Set	1							Enal	ble																						
			Disabled	0							Read	d: [Disal	ole	d																			
			Enabled	1							Read	d: E	Enab	lec	b																			
Н	RW	ERROR									Writ	:e ':	1' to	er	nabl	le i	nte	ru	pt	for	ev	ent	ER	ROI	2									
			Set	1							Enal	ble																						



Bit numl	ber			31 3	30 29	28	27 26	25 24	23 2	22 2	21 20	19	18	17	16 1	15	14 1	13 :	12 1	11	10	9 8	3 7	6	5	4	3 2	2 1	0
ID											Т	S	R				N		M	L	K		Н	G	F	Е	D (В	Α
Reset 0	x0000	00000		0	0 0	0	0 0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0 (0	0
			Disabled	0					Rea	d: D	Disab	led																	
			Enabled	1					Rea	d: E	nabl	ed																	
K F	RW	RXERROR							Wri	te '1	1' to	ena	ble	int	erru	pt f	or e	ve	nt R	XE	RRC	R							
			Set	1					Ena	ble																			
			Disabled	0					Rea	d: D	Disab	led																	
			Enabled	1					Rea	d: E	nabl	ed																	
L f	RW	ENDRX							Wri	te '1	1' to	ena	ble	int	erru	pt f	or e	ve	nt E	ND	RX								
			Set	1					Ena	ble																			
			Disabled	0					Rea	d: D	Disab	led																	
			Enabled	1					Rea	d: E	nabl	ed																	
M F	RW	ENDTX							Wri	te '1	1' to	ena	ble	int	erru	pt f	or e	ve	nt E	ND	XTC								
			Set	1					Ena	ble																			
			Disabled	0					Rea	d: D	Disab	led																	
			Enabled	1					Rea	d: E	nabl	ed																	
N F	RW	AUTOCOLRESSTARTE	ED .						Wri	te '1	1' to	ena	ble	int	erru	pt 1	or e	ve	nt A	UT	OC	OLR	ESST	AR1	ED				
			Set	1					Ena	ble																			
			Disabled	0					Rea	d: D	Disab	led																	
			Enabled	1					Rea	d: E	nabl	ed																	
R F	RW	COLLISION							Wri	te '1	1' to	ena	ble	int	erru	pt f	or e	ve	nt C	OL	LISI	ON							
			Set	1					Ena																				
			Disabled	0							Disab																		
			Enabled	1							nabl																		
S F	RW	SELECTED									1' to	ena	ble	int	erru	pt f	or e	ve	nt S	ELE	ECT	D							
			Set	1					Ena																				
			Disabled	0							Disab																		
			Enabled	1							nabl																		
T F	RW	STARTED									1' to	ena	ble	int	erru	pt f	or e	ve	nt S	TAI	RTE	D							
			Set	1					Ena																				
			Disabled	0							Disab																		
			Enabled	1					Rea	d: E	nabl	ed																	

6.14.13.26 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 3	30 29	28 2	7 26	25 2	4 23	3 22	21	20 1	9 :	18 1	17 1	6 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	. 1	1 0
ID												Т :	S	R			Ν		М	L	K			Н	G	F	E	D C	В	3 A
Reset	0x0000	00000		0	0 0	0	0 0	0 0	0	0	0	0 (0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 0
ID																														
Α	R/W Field Value ID Value RW READY										'1' t	o di	sak	ole i	ntei	rup	t fo	r ev	ent	RE	ADY	,								
			Clear	1					Di	isabl	e																			
			Disabled	0					Re	ead:	Disa	able	d																	
			Enabled	1					Re	ead:	Ena	bled	ł																	
В	RW	FIELDDETECTED							W	/rite	'1' t	o di	sak	ole i	ntei	rup	t fo	r ev	ent	FIE	LDE	DETE	СТ	ED						
			Clear	1					Di	isabl	e																			
			Disabled	0					Re	ead:	Disa	able	d																	
			Enabled	1					Re	ead:	Ena	blec	ł																	
С	RW	FIELDLOST							W	/rite	'1' t	o di	sak	ole i	ntei	rup	t fo	r ev	ent	FIE	LDL	OS1								



Bit nu	ımber			31	30 2	9 28	3 27	26 2	25 2	4 23 2	2 2	1 20	19	18	3 1	7 16	5 1	5 1	4 1	3 1	2 1	11:	10	9	8	7	6	5	4	3	2	1	0
ID												Т	S	R				N	1	N	Л	L	K			Н	G	F	F	D	C.	В	Α
	0x000	0000		0	0 (٠ ،	0	0		0	n n						_							^	0								
ID		Field		Val		, ,	Ů			Desc			_	Ů		, ,					_			•		Ů	Ů	Ů	Ů		Ů	Ů	Ü
ID	11,7 4	ricia	Clear	1	u C					Disa		.1011																					
			Disabled	0						Rea		isahl	led																				
			Enabled	1						Rea																							
D	RW	TXFRAMESTART	Lilabica	_						Writ				hlo	ı ir	tor	rur	+ fc	vr c	wor	n+ T	VE	οΛΙ	ME	CTA	DT							
,	11.00	TATIONESIAN	Clear	1						Disa			uisa	DIC	- "	iteri	up	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,, ,	vci		XI I	V/AI	VIL	317								
			Disabled	0						Rea		isahl	led																				
			Enabled	1						Rea																							
E	RW	TXFRAMEEND	Lilabica	-						Writ				hla	ı ir	tor	rur	t fo	or c	WΩr	nt T	YF	2 Δ Ι	ИF	FN	n							
_	IVV	TATRAMILLIND	Clear	1						Disa		10	uisa	DIC	- 11	iteri	up	ic ic	,, ,	vei	10	ΛI	VAI	VIL	LINI	_							
			Disabled	0						Rea		icah	lod																				
			Enabled							Rea																							
F	RW	RXFRAMESTART	Enabled	1										hlo	. ir	tor		+ fc	vr o	w.c	+ [VE	DΛ	\ 1 E	CT/	DT							
г	KVV	KAFKAIVIESIAKI	Class							Writ		10	uisa	bie	: 11	iteri	uĻ	ונ ונ	пе	ver	IL F	KAF	KA	VIE	31 <i>F</i>	AK I							
			Clear	1																													
			Disabled	0						Rea																							
			Enabled	1						Rea																							
G	RW	RXFRAMEEND								Writ		to	disa	ble	e ir	iteri	rup	t to	or e	ver	nt F	\XF	RA	VIE	ΕN	D							
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
Н	RW	ERROR								Writ		' to	disa	ble	e ir	iter	rup	t fo	r e	ver	nt E	RR	OR										
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
K	RW	RXERROR								Writ		' to	disa	ble	e ir	iter	rup	t fo	r e	ver	nt F	RXE	RR	OR									
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea								_															
L	RW	ENDRX								Writ		' to	disa	ble	e ir	iteri	rup	t to	r e	ver	nt E	NE	RX										
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
М	RW	ENDTX								Writ		' to	disa	ble	e ir	iteri	rup	t fo	r e	ver	nt E	NC	TX										
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
N	RW	AUTOCOLRESSTART								Writ		' to	disa	ble	e ir	iteri	rup	t fo	r e	ver	nt A	TUA	OC	OL	RES	SST	AR	TEC)				
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
R	RW	COLLISION								Writ		' to	disa	ble	e ir	iteri	rup	t fo	r e	ver	nt (OL	LIS	101	1								
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
S	RW	SELECTED								Writ		' to	disa	ble	e ir	iter	rup	t fo	or e	ver	nt S	ELI	СТ	ED									
			Clear	1						Disa																							
			Disabled	0						Rea																							
			Enabled	1						Rea																							
T	RW	STARTED								Writ		' to	disa	ble	e ir	iter	rup	t fo	r e	ver	nt S	TAI	RTE	D									
			Clear	1						Disa																							
			Disabled	0						Rea	d: Di	isab	led																				




Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T S R N M L K H G F E D C B Reset 0x000000000 D R/W Field Value ID Value Description
ID TSR NMLK HGFEDCB
SI 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1
21 20 20 20 27 26 25 24 22 22 21 20 10 17 16 15 14 12 12 14 10 0 0 7 16 17 17 18

6.14.13.27 ERRORSTATUS

Address offset: 0x404 NFC Error Status register

Note: Write a bit to '1' to clear it. Writing '0' has no effect.




6.14.13.28 FRAMESTATUS.RX

Address offset: 0x40C

Result of last incoming frame

Note: Write a bit to '1' to clear it. Writing '0' has no effect.




6.14.13.29 NFCTAGSTATE

Address offset: 0x410 NfcTag state register








6.14.13.30 SLEEPSTATE

Address offset: 0x420

Sleep state during automatic collision resolution



6.14.13.31 FIELDPRESENT

Address offset: 0x43C

Indicates the presence or not of a valid field

Bit nu	mber			31	30	29 2	28	27	26	25	5 24	23	3 22	21	20	19	9 18	8 1 ⁻	7 1	6 1	5 1	L4 :	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																			В А
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	() ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																			
Α	R	FIELDPRESENT										In	ndica	ites	s if a	va	alid	fie	ld i	s p	res	en	t. A	vail	abl	e o	nly	in tl	he	acti	ivat	ted	stat	e.	
			NoField	0								N	o va	lid	fiel	d d	lete	ecte	d																
			FieldPresent	1								V	alid	fiel	d d	ete	cte	d																	
В	R	LOCKDETECT										In	ndica	ites	if t	he	lov	w le	ve	l ha	s l	ock	ed	to t	the	fiel	d								
			NotLocked	0								N	ot lo	ock	ed t	o f	ielo	t																	
			Locked	1								Lo	ocke	d t	o fie	eld																			

6.14.13.32 FRAMEDELAYMIN

Address offset: 0x504 Minimum frame delay



Reset 0x00000480	
ID A A A A	
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 13	2 11 10 9 8 7 6 5 4 3 2 1

6.14.13.33 FRAMEDELAYMAX

Address offset: 0x508 Maximum frame delay

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 1	15 14 13 12 11 10 9 8	3 7 6 5 4 3 2 1 0
ID		АААА	A A A A A A A	A A A A A A A
Reset 0x00001000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 1 0 0 0 0	0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description		

RW FRAMEDELAYMAX

Maximum frame delay in number of 13.56 MHz clocks

6.14.13.34 FRAMEDELAYMODE

Address offset: 0x50C

Configuration register for the Frame Delay Timer

Bit no	umber			31 3	0 29	28	27	26	25 2	24	23 2	22 :	21 :	20 1	19 1	8 1	7 16	5 15	14	13	12	11	10	9 8	3 7	6	5	4	3	2	1	0
ID																															Α	Α
Rese	t 0x000	00001		0 (0 0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	1
ID											Des																					
Α	RW	FRAMEDELAYMODE								-	Con	figu	urat	tion	reg	iste	r fo	r th	e Fı	am	e De	elay	/ Tim	er								
			FreeRun	0							Tran	ısm	nissi	ion	is in	dep	eno	den	t of	frai	ne t	im	er ar	ıd v	/ill s	tart	wh	nen	the	STA	ART	ГХ
										1	task	is	trig	ger	ed. I	No	time	eou	t.													
			Window	1							Frar	ne	is t	rans	mit	ted	bet	we	en F	RA	MED	DEL	AYM	IN a	nd	FRA	ME	DEI	LAYI	MA	X	
			ExactVal	2							Frar	ne	is t	rans	mit	ted	exa	ctly	at	FR/	ME	DEI	LAYN	1AX								
			WindowGrid	3							Frar	ne	is t	rans	mit	ted	on	a bi	t gr	id b	etw	ee	n FR	۹М	EDE	LAYI	MIN	N an	nd			
											FRA	ME	DE	LAY	MA)	X																

6.14.13.35 PACKETPTR

Address offset: 0x510

Packet pointer for TXD and RXD data storage in Data RAM

Bit nu	ımber					31	. 30	29	28	3 27	26	5 25	24	23	22	21	20	19	18 1	7 1	6 1	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
ID						Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4 Δ	, Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset	0x00	00	0000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																				
Α	RW		PTR											Pa	cket	t pc	inte	er fo	r T	(D a	nd	RXE) da	ita s	tor	age	in	Dat	a R	ΑM	. Th	is a	ddr	ess	is a	1

byte-aligned RAM address.

Note: See the memory chapter for details about which memories are available for EasyDMA.


6.14.13.36 MAXLEN

Address offset: 0x514





Size of the RAM buffer allocated to TXD and RXD data storage each



6.14.13.37 TXD.FRAMECONFIG

Address offset: 0x518

Configuration of outgoing frames

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					D CBA
Reset	t 0x000	00017		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PARITY			Indicates if parity is added to the frame
			NoParity	0	Parity is not added to TX frames
			Parity	1	Parity is added to TX frames
В	RW	DISCARDMODE			Discarding unused bits at start or end of a frame
			DiscardEnd	0	Unused bits are discarded at end of frame (EoF)
			DiscardStart	1	Unused bits are discarded at start of frame (SoF)
С	RW	SOF			Adding SoF or not in TX frames
			NoSoF	0	SoF symbol not added
			SoF	1	SoF symbol added
D	RW	CRCMODETX			CRC mode for outgoing frames
			NoCRCTX	0	CRC is not added to the frame
			CRC16TX	1	16 bit CRC added to the frame based on all the data read from RAM that is
					used in the frame

6.14.13.38 TXD.AMOUNT

Address offset: 0x51C Size of outgoing frame

Bit nu	ımber		31 3	80 29 2	28 2	7 26	25 2	4 23	22 :	21 2	0 19	9 18	17	16 3	15 1	.4 1	3 12	11	10	9	8	7	6	5 4	. 3	2	1	0
ID																		В	В	В	В	В	В	ВВ	В	Α	Α	Α
Reset	0x000	00000	0	0 0	0 0	0	0 (0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0
ID																												
Α	RW	TXDATABITS	[07	']				in t	he f	er of fram SCAF ded a its is	e (e RDM it th	xclu 10DI ie sta	ding E fie	g pa	rity n FR	bit)	IECO	NFI	G.TX	(se	lect	s if	unu	ısed	bits	is		
В	RW	TXDATABYTES	[02	257]						er of arity		•		•	s tha	at sl	hall l	be ir	nclu	ded	ni b	the	frai	me,	excl	udir	ng	

6.14.13.39 RXD.FRAMECONFIG

Address offset: 0x520

Configuration of incoming frames

4413_417 v1.11 476



Bit nu	ımber			31 30 29 28 27 20	5 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID						C B A
Rese	0x000	00015		0 0 0 0 0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID						
Α	RW	PARITY				Indicates if parity expected in RX frame
			NoParity	0		Parity is not expected in RX frames
			Parity	1		Parity is expected in RX frames
В	RW	SOF				SoF expected or not in RX frames
			NoSoF	0		SoF symbol is not expected in RX frames
			SoF	1		SoF symbol is expected in RX frames
С	RW	CRCMODERX				CRC mode for incoming frames
			NoCRCRX	0		CRC is not expected in RX frames
			CRC16RX	1		Last 16 bits in RX frame is CRC, CRC is checked and CRCSTATUS updated

6.14.13.40 RXD.AMOUNT

Address offset: 0x524

Size of last incoming frame

Bit nu	mber		31	30	29 2	8	27 2	6 2	25 24	1 23	3 22	21	20	19	18	17	16 1	15	14	13 :	12 1	11 1	0 !	9 8	3 7	6	5	4	3	2	1	0
ID																						В	3	3 E	В	В	В	В	В	Α	Α	Α
Reset	0x000	00000	0	0	0 (0	0 0)	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0
ID																																
Α	R	RXDATABITS									umb ut ex							•					e, if	less	tha	ın 8	(in	cluc	ding	CR	C,	
											rame eceiv					byt	es a	and	lles	s th	nan	7 da	ata	bits	are	inv	alid	l an	d ar	e n	ot	
В	R	RXDATABYTES									umk kclud						•					the	frai	ne (incl	udii	ng C	CRC,	, bu	t		

6.14.13.41 NFCID1_LAST

Address offset: 0x590

Last NFCID1 part (4, 7 or 10 bytes ID)

Bit nu	ımber		31	30 2	9 28	3 27	26	25	24	23	22 2	21 2	20 19	9 18	17	16 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3 2	1	0
ID			D	D C	D	D	D	D	D	С	С	C (c c	С	С	С	ВЕ	В	В	В	В	В	В	Α	Α	Α	Α ,	AA	Α	Α
Reset	0x00006	363	0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0 1	1	0	0	0	1	1	0	1	1	0 (0	1	1
ID										Des																				
Α	RW N	NFCID1_Z								NFO	CID1	L by	te Z	(ver	y las	t by	te s	ent)												
В	RW N	NFCID1_Y							- 1	NFO	CID1	L by	te Y																	
С	RW N	NFCID1_X							ı	NFO	CID1	L by	te X																	
D	RW N	NFCID1_W							- 1	NFO	CID1	L by	te W	/																

6.14.13.42 NFCID1_2ND_LAST

Address offset: 0x594

Second last NFCID1 part (7 or 10 bytes ID)



Bit nu	ımber		31	30 2	29 2	8 2	7 2	6 25	24	23	22	21 2	20 1	.9 18	3 17	7 16	15	14	13	12 1	111	0 9	8	7	6	5	4	3	2	1 0
ID										С	С	С	C (СС	: C	С	В	В	В	В	В	3 B	В	Α	Α	Α	Α	Α	Α	A A
Reset	0x00000	0000	0	0	0 () (0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW I	NFCID1_V								NF	CID:	L by	te \	/																
В	RW I	NFCID1_U								NF	CID:	L by	te l	J																
С	RW I	NFCID1_T								NF	CID:	L by	te T	-																

6.14.13.43 NFCID1_3RD_LAST

Address offset: 0x598

Third last NFCID1 part (10 bytes ID)


Bit nu	ımber		31 30	29 28	3 27 2	6 25	24 23	3 22	21	20 1	19 1	8 17	16	15 1	14 1	3 12	11	10	9	8	7	6 5	5 4	- 3	2	1 0
ID							С	С	С	С	C (С	С	В	ВЕ	В	В	В	В	В	Α	Α Α	Α Α	A	Α	A A
Reset	0x00000	000	0 0	0 0	0 (0 0	0 0	0	0	0	0 (0	0	0	0 (0	0	0	0	0	0	0 0) (0	0	0 0
ID																										
Α	RW N	NFCID1_S					NI	CID	01 by	yte S	5															
В	RW N	NFCID1_R					NI	CID)1 by	yte f	3															
С	RW N	NFCID1_Q					NI	CID)1 by	yte (Q															

6.14.13.44 AUTOCOLRESCONFIG

Address offset: 0x59C

Controls the auto collision resolution function. This setting must be done before the NFCT peripheral is activated.


Note: When modifiying this register bit 1 must be written to '1'.



6.14.13.45 SENSRES

Address offset: 0x5A0

NFC-A SENS_RES auto-response settings








Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E E E D D D D C C B A A A A
Rese	t 0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
			SDD00100	4	SDD pattern 00100
			SDD01000	8	SDD pattern 01000
			SDD10000	16	SDD pattern 10000
В	RW	RFU5			Reserved for future use. Shall be 0.
С	RW	NFCIDSIZE			NFCID1 size. This value is used by the auto collision resolution engine.
			NFCID1Single	0	NFCID1 size: single (4 bytes)
			NFCID1Double	1	NFCID1 size: double (7 bytes)
			NFCID1Triple	2	NFCID1 size: triple (10 bytes)
D	RW	PLATFCONFIG			Tag platform configuration as defined by the b4:b1 of byte 2 in SENS_RES
					response in the NFC Forum, NFC Digital Protocol Technical Specification
Е	RW	RFU74			Reserved for future use. Shall be 0.

6.14.13.46 SELRES

Address offset: 0x5A4

NFC-A SEL_RES auto-response settings



6.14.14 Electrical specification

6.14.14.1 NFCT Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f _c	Frequency of operation		13.56		MHz
C _{MI}	Carrier modulation index	95			%
DR	Data Rate		106		kbps
V_{sense}	Peak differential Field detect threshold level on NFC1-NFC2 ¹⁷		1.2		Vp
I _{max}	Maximum input current on NFCT pins			80	mA



¹⁷ Input is high impedance in sense mode

6.14.14.2 NFCT Timing Parameters

Symbol	Description	Min.	Тур.	Max.	Units
t _{activate}	Time from task_ACTIVATE in SENSE or DISABLE state to ACTIVATE_A or IDLE			500	μs
	state ¹⁸				
t _{sense}	Time from remote field is present in SENSE mode to FIELDDETECTED event is			20	μs
	asserted				




Figure 73: NFCT timing parameters (Shortcuts for FIELDDETECTED and FIELDLOST are disabled)

6.15 PDM — Pulse density modulation interface

The pulse density modulation (PDM) module enables input of pulse density modulated signals from external audio frontends, for example, digital microphones. The PDM module generates the PDM clock and supports single-channel or dual-channel (left and right) data input. Data is transferred directly to RAM buffers using EasyDMA.

Listed here are the main features for PDM:

- Up to two PDM microphones configured as a left/right pair using the same data input
- 16 kHz output sample rate, 16-bit samples
- EasyDMA support for sample buffering
- HW decimation filters
- Selectable ratio of 64 or 80 between PDM_CLK and output sample rate

The PDM module illustrated below is interfacing up to two digital microphones with the PDM interface. EasyDMA is implemented to relieve the real-time requirements associated with controlling of the PDM slave from a low priority CPU execution context. It also includes all the necessary digital filter elements to produce pulse code modulation (PCM) samples. The PDM module allows continuous audio streaming.




Figure 74: PDM module



¹⁸ Does not account for voltage supply and oscillator startup times

6.15.1 Master clock generator

The master clock generator's PDMCLKCTRL register allows adjusting the PDM clock's frequency.

The master clock generator does not add any jitter to the HFCLK source chosen. It is recommended (but not mandatory) to use the Xtal as HFCLK source.

6.15.2 Module operation

By default, bits from the left PDM microphone are sampled on PDM_CLK falling edge, and bits for the right are sampled on the rising edge of PDM_CLK, resulting in two bitstreams. Each bitstream is fed into a digital filter which converts the PDM stream into 16-bit PCM samples, then filters and down-samples them to reach the appropriate sample rate.

The EDGE field in the MODE register allows swapping left and right, so that left will be sampled on rising edge, and right on falling.

The PDM module uses EasyDMA to store the samples coming out from the filters into one buffer in RAM. Depending on the mode chosen in the OPERATION field in the MODE register, memory either contains alternating left and right 16-bit samples (Stereo), or only left 16-bit samples (Mono). To ensure continuous PDM sampling, it is up to the application to update the EasyDMA destination address pointer as the previous buffer is filled.

The continuous transfer can be started or stopped by sending the START and STOP tasks. STOP becomes effective after the current frame has finished transferring, which will generate the STOPPED event. The STOPPED event indicates that all activity in the module is finished, and that the data is available in RAM (EasyDMA has finished transferring as well). Attempting to restart before receiving the STOPPED event may result in unpredictable behavior.

6.15.3 Decimation filter

In order to convert the incoming data stream into PCM audio samples, a decimation filter is included in the PDM interface module.

The input of the filter is the two-channel PDM serial stream (with left channel on clock high, right channel on clock low). Depending on the RATIO selected, its output is 2×16 -bit PCM samples at a sample rate either 64 times or 80 times (depending on the RATIO register) lower than the PDM clock rate.

The filter stage of each channel is followed by a digital volume control, to attenuate or amplify the output samples in a range of -20 dB to +20 dB around the default (reset) setting, defined by $G_{PDM,default}$. The gain is controlled by the GAINL and GAINR registers.

As an example, if the goal is to achieve 2500 RMS output samples (16-bit) with a 1 kHz 90 dBA signal into a -26 dBFS sensitivity PDM microphone, do the following:

- Sum the PDM module's default gain (G_{PDM,default}) and the gain introduced by the microphone and acoustic path of his implementation (an attenuation would translate into a negative gain)
- Adjust GAINL and GAINR by the above summed amount. Assuming that only the PDM module
 influences the gain, GAINL and GAINR must be set to -GPDM.default dB to achieve the requirement.

With G_{PDM,default}=3.2 dB, and as GAINL and GAINR are expressed in 0.5 dB steps, the closest value to program would be 3.0 dB, which can be calculated as:

```
GAINL = GAINR = (DefaultGain - (2 * 3))
```

Remember to check that the resulting values programmed into GAINL and GAINR fall within MinGain and MaxGain.

6.15.4 EasyDMA

Samples will be written directly to RAM, and EasyDMA must be configured accordingly.



The address pointer for the EasyDMA channel is set in SAMPLE.PTR register. If the destination address set in SAMPLE.PTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

DMA supports Stereo (Left+Right 16-bit samples) and Mono (Left only) data transfer, depending on the setting in the OPERATION field in the MODE register. The samples are stored little endian.

MODE.OPERATION	Bits per sample	Result stored per RAM	Physical RAM allocated	Result boundary indexes Note
		word	(32-bit words)	in RAM
Stereo	32 (2x16)	L+R	ceil(SAMPLE.MAXCNT/2)	R0=[31:16]; L0=[15:0] Default
Mono	16	2xL	ceil(SAMPLE.MAXCNT/2)	L1=[31:16]; L0=[15:0]

Table 26: DMA sample storage

The destination buffer in RAM consists of one block, the size of which is set in SAMPLE.MAXCNT register. Format is number of 16-bit samples. The physical RAM allocated is always:

```
(RAM allocation, in bytes) = SAMPLE.MAXCNT * 2;
```

(but the mapping of the samples depends on MODE.OPERATION.

If OPERATION=Stereo, RAM will contain a succession of left and right samples.

If OPERATION=Mono, RAM will contain a succession of left only samples.

For a given value of SAMPLE.MAXCNT, the buffer in RAM can contain half the stereo sampling time as compared to the mono sampling time.

The PDM acquisition can be started by the START task, after the SAMPLE.PTR and SAMPLE.MAXCNT registers have been written. When starting the module, it will take some time for the filters to start outputting valid data. Transients from the PDM microphone itself may also occur. The first few samples (typically around 50) might hence contain invalid values or transients. It is therefore advised to discard the first few samples after a PDM start.

As soon as the STARTED event is received, the firmware can write the next SAMPLE.PTR value (this register is double-buffered), to ensure continuous operation.

When the buffer in RAM is filled with samples, an END event is triggered. The firmware can start processing the data in the buffer. Meanwhile, the PDM module starts acquiring data into the new buffer pointed to by SAMPLE.PTR, and sends a new STARTED event, so that the firmware can update SAMPLE.PTR to the next buffer address.

6.15.5 Hardware example

PDM can be configured with a single microphone (mono), or with two microphones.

When a single microphone is used, connect the microphone clock to CLK, and data to DIN.




Figure 75: Example of a single PDM microphone, wired as left






Figure 76: Example of a single PDM microphone, wired as right

Note that in a single-microphone (mono) configuration, depending on the microphone's implementation, either the left or the right channel (sampled at falling or rising CLK edge respectively) will contain reliable data.

If two microphones are used, one of them has to be set as left, the other as right (L/R pin tied high or to GND on the respective microphone). It is strongly recommended to use two microphones of exactly the same brand and type so that their timings in left and right operation match.




Figure 77: Example of two PDM microphones

6.15.6 Pin configuration

The CLK and DIN signals associated to the PDM module are mapped to physical pins according to the configuration specified in the PSEL.CLK and PSEL.DIN registers respectively. If the CONNECT field in any PSEL register is set to Disconnected, the associated PDM module signal will not be connected to the required physical pins, and will not operate properly.

The PSEL.CLK and PSEL.DIN registers and their configurations are only used as long as the PDM module is enabled, and retained only as long as the device is in System ON mode. See POWER — Power supply on page 81 for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN CNF[n] register.

To ensure correct behavior in the PDM module, the pins used by the PDM module must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 483 before enabling the PDM module. This is to ensure that the pins used by the PDM module are driven correctly if the PDM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the PDM module is supposed to be connected to an external PDM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

PDM signal	PDM pin	Direction	Output value	Comment
CLK	As specified in PSEL.CLK	Output	0	
DIN	As specified in PSEL.DIN	Input	Not applicable	

Table 27: GPIO configuration before enabling peripheral



6.15.7 Registers

Instances

Instance	Base address	Description
PDM	0x4001D000	Pulse Density modulation (digital microphone) interface

Register overview

Register	Offset	Description
TASKS_START	0x000	Starts continuous PDM transfer
TASKS_STOP	0x004	Stops PDM transfer
EVENTS_STARTED	0x100	PDM transfer has started
EVENTS_STOPPED	0x104	PDM transfer has finished
EVENTS_END	0x108	The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP
		task has been received) to Data RAM
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PDM module enable register
PDMCLKCTRL	0x504	PDM clock generator control
MODE	0x508	Defines the routing of the connected PDM microphones' signals
GAINL	0x518	Left output gain adjustment
GAINR	0x51C	Right output gain adjustment
RATIO	0x520	Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL accordingly.
PSEL.CLK	0x540	Pin number configuration for PDM CLK signal
PSEL.DIN	0x544	Pin number configuration for PDM DIN signal
SAMPLE.PTR	0x560	RAM address pointer to write samples to with EasyDMA
SAMPLE.MAXCNT	0x564	Number of samples to allocate memory for in EasyDMA mode

6.15.7.1 TASKS_START

Address offset: 0x000


Starts continuous PDM transfer

Bit nu	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	t 0x000	00000		0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID					Description
Α	W	TASKS_START			Starts continuous PDM transfer
			Trigger	1	Trigger task

6.15.7.2 TASKS_STOP


Address offset: 0x004 Stops PDM transfer





6.15.7.3 EVENTS STARTED


Address offset: 0x100
PDM transfer has started



6.15.7.4 EVENTS_STOPPED

Address offset: 0x104


PDM transfer has finished



6.15.7.5 EVENTS END

Address offset: 0x108

The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM



6.15.7.6 INTEN

Address offset: 0x300

Enable or disable interrupt





Bit nı	umber			31 30 29 28 2	7 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
ID						C B	Α
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID							
Α	RW	STARTED				Enable or disable interrupt for event STARTED	
			Disabled	0		Disable	
			Enabled	1		Enable	
В	RW	STOPPED				Enable or disable interrupt for event STOPPED	
			Disabled	0		Disable	
			Enabled	1		Enable	
С	RW	END				Enable or disable interrupt for event END	
			Disabled	0		Disable	
			Enabled	1		Enable	

6.15.7.7 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	+ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled


6.15.7.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	mber			31	30 2	9 2	8 2	7 26	5 25	24	23	22	21	20 :	19 1	8 1	7 1	5 15	14	13	12	11	10 9	8	7	6	5	4	3 2	2	1 0
ID																													(0	ВА
Reset	0x000	00000		0	0	0 (0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0 ()	0 0
ID																															
Α	RW	STARTED									Wr	ite	'1' t	o di	sab	le ir	nter	rup	t for	eve	ent	STA	RTE)							
			Clear	1							Dis	abl	e																		
			Disabled	0							Rea	ad:	Disa	able	d																
			Enabled	1							Rea	ad:	Ena	ble	d																
В	RW	STOPPED									Wr	ite	'1' t	o di	isab	le ir	nter	rup	t for	eve	ent	STC	PPE	D							
			Clear	1							Dis	abl	e																		
			Disabled	0							Rea	ad:	Disa	able	d																
			Enabled	1							Rea	ad:	Ena	ble	d																






6.15.7.9 ENABLE

Address offset: 0x500


PDM module enable register



6.15.7.10 PDMCLKCTRL

Address offset: 0x504

PDM clock generator control



6.15.7.11 MODE

Address offset: 0x508

Defines the routing of the connected PDM microphones' signals



Bit nur	Bit number					9 28	8 27	7 26	25 2	24 :	23 22	21	20 1	19 1	.8 1	7 16	15	14	13	12 1	.1 10) 9	8	7	6	5	4	3	2	1 0
ID																														ВА
Reset	0x000	00000		0	0 (0	0	0	0	0	0 0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
ID											Descr																			
Α	RW	OPERATION								ı	Mond	or	stere	eo o	per	atio	n													
	Stereo									:	Samp	le a	nd st	tore	one	e pa	ir (le	eft +	rig	ht)	of 16	5-bit	sar	npl	es p	er	RAN	M w	ord	
										١	R=[31	:16]; L=	[15:	0]															
			Mono	1						:	Samp	le a	nd st	tore	two	su(cces	sive	e lef	t sa	mple	es (1	16 b	ts e	each	n) p	er f	RAIV	l wo	ord
										ı	L1=[3	1:10	6]; L0)=[1	5:0]															
В	RW	EDGE								1	Defin	es c	n wl	nich	PDI	M_C	LK	edge	e let	ft (o	r mc	no)	is s	am	pled	ł				
	LeftFalling	0						ı	Left (or n	nono) is :	sam	pled	or	fall	ling	edg	e of	PDI	M_C	LK								
			LeftRising	ng 1 Left (or mono) is sampled on rising edge of PDM_CLK																										

6.15.7.12 GAINL

Address offset: 0x518

Left output gain adjustment

Bit nu	ımber			31	30	29	28	27	26	25 2	4 2	3 2	2 21	1 20	19	18	17	16	15	14	13	12	11 1	LO	9	8	7	6	5	4	3	2	1	C
ID																												Α	Α	Α.	Α.	Α.	Α.	Δ
Reset	0x000	00028		0	0	0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0
ID																																		I
Α	RW	GAINL									L	eft (outp	put	gaiı	n ac	ljus	tme	nt,	in (0.5	dB s	step	s, a	iro	und	the	e de	efau	ılt n	nod	lule	ga	n
											(9	see	elec	ctric	al p	oara	me	ters)															
											0	x00	-20	dB	gai	in a	djus	it																
											0	x01	-19).5 c	lB g	gain	adj	ust																
											(.)																						
											0	x27	-0.	5 dE	3 ga	in a	dju	st																
											0	x28	0 d	IB ga	ain	adjı	ust																	
											0	x29	+0.	.5 d	B ga	ain a	adju	ıst																
											(.)																						
											0	x4F	+19	9.5 (dB g	gain	ad	just																
											0	x50	+20	0 dE	3 ga	in a	dju	st																
			MinGain	0x0	00						-:	20 c	lB g	ain	adjı	ustr	ner	ıt (m	nini	mu	m)													
			DefaultGain	0x2	28						0	dB	gair	n ad	ljus	tme	ent																	
			MaxGain	0x5	0						+	20 (dB g	gain	adj	just	mei	nt (n	nax	imi	um)												

6.15.7.13 GAINR

Address offset: 0x51C

Right output gain adjustment




Bit nu	Bit number 31 30 29 28 27 26 25				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A
Reset	t 0x000	00028		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	GAINR			Right output gain adjustment, in 0.5 dB steps, around the default module
					gain (see electrical parameters)
			MinGain	0x00	-20 dB gain adjustment (minimum)
			DefaultGain	0x28	0 dB gain adjustment
			MaxGain	0x50	+20 dB gain adjustment (maximum)

6.15.7.14 RATIO

Address offset: 0x520

Selects the ratio between PDM_CLK and output sample rate. Change PDMCLKCTRL accordingly.



6.15.7.15 PSEL.CLK

Address offset: 0x540


Pin number configuration for PDM CLK signal

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ваааа
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.15.7.16 PSEL.DIN

Address offset: 0x544

Pin number configuration for PDM DIN signal







6.15.7.17 SAMPLE.PTR

Address offset: 0x560

RAM address pointer to write samples to with EasyDMA




Note: See the memory chapter for details about which memories are available for EasyDMA.

6.15.7.18 SAMPLE.MAXCNT

Address offset: 0x564

Number of samples to allocate memory for in EasyDMA mode



6.15.8 Electrical specification

6.15.8.1 PDM Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{PDM,CLK,64}	PDM clock speed. PDMCLKCTRL = Default (Setting needed for 16 MHz	sample	1.032		MHz
	frequency @ RATIO = Ratio64)				
f _{PDM,CLK,80}	PDM clock speed. PDMCLKCTRL = 1280K (Setting needed for 16 MHz s	ample	1.280		MHz
	frequency @ RATIO = Ratio80)				
t _{PDM,JITTER}	Jitter in PDM clock output			20	ns
$T_{dPDM,CLK}$	PDM clock duty cycle	40	50	60	%
t _{PDM,DATA}	Decimation filter delay			5	ms
t _{PDM,cv}	Allowed clock edge to data valid			125	ns
t _{PDM,ci}	Allowed (other) clock edge to data invalid	0			ns
t _{PDM,s}	Data setup time at f _{PDM,CLK} =1.024 MHz or 1.280 MHz	65			ns
t _{PDM,h}	Data hold time at $f_{\text{PDM,CLK}}$ =1.024 MHz or 1.280 MHz	0			ns
G _{PDM,default}	Default (reset) absolute gain of the PDM module		3.2		dB






Figure 78: PDM timing diagram

6.16 PPI — Programmable peripheral interconnect

The programmable peripheral interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.




Figure 79: PPI block diagram

The PPI system has, in addition to the fully programmable peripheral interconnections, a set of channels where the event end point (EEP) and task end points (TEP) are fixed in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups (see CHG[n] registers), in the same way as ordinary PPI channels.



Instance	Channel	Number of channels
PPI	0-19	20
PPI (fixed)	20-31	12

Table 28: Configurable and fixed PPI channels

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of three end point registers, one EEP, and two TEPs. A peripheral task is connected to a TEP using the address of the task register associated with the task. Similarly, a peripheral event is connected to an EEP using the address of the event register associated with the event.

On each PPI channel, the signals are synchronized to the 16 MHz clock to avoid any internal violation of setup and hold timings. As a consequence, events that are synchronous to the 16 MHz clock will be delayed by one clock period, while other asynchronous events will be delayed by up to one 16 MHz clock period.

Note: Shortcuts (as defined in the SHORTS register in each peripheral) are not affected by this 16 MHz synchronization, and are therefore not delayed.

Each TEP implements a fork mechanism that enables a second task to be triggered at the same time as the task specified in the TEP is triggered. This second task is configured in the task end point register in the FORK registers groups, e.g. FORK.TEP[0] is associated with PPI channel CH[0].

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks. Prior to these tasks being triggered, the PPI channel group must be configured to define which PPI channels belong to which groups.

Note: When a channel belongs to two groups m and n, and the tasks CHG[m].EN and CHG[n].DIS occur simultaneously (m and n can be equal or different), the CHG[m].EN on that channel has priority.

PPI tasks (for example, CHG[0].EN) can be triggered through the PPI like any other task, which means they can be hooked to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.

6.16.1 Pre-programmed channels

Some of the PPI channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled and disabled like the general purpose PPI channels. The FORK TEP for these channels are still programmable and can be used by the application.

For a list of pre-programmed PPI channels, see the following table.



Channel	EEP	TEP
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTCO->EVENTS_COMPARE[0]	TIMERO->TASKS_START

Table 29: Pre-programmed channels

6.16.2 Registers

Instances

Instance	Base address	Description
PPI	0x4001F000	Programmable peripheral interconnect

Configuration

Instance	Configuration
PPI	This PPI instance has 20 configurable channels (CH[019]) and 12 pre-programmed channels (CH[2031])

Register overview

Register	Offset	Description
TASKS_CHG[0].EN	0x000	Enable channel group 0
TASKS_CHG[0].DIS	0x004	Disable channel group 0
TASKS_CHG[1].EN	0x008	Enable channel group 1
TASKS_CHG[1].DIS	0x00C	Disable channel group 1
TASKS_CHG[2].EN	0x010	Enable channel group 2
TASKS_CHG[2].DIS	0x014	Disable channel group 2
TASKS_CHG[3].EN	0x018	Enable channel group 3
TASKS_CHG[3].DIS	0x01C	Disable channel group 3
TASKS_CHG[4].EN	0x020	Enable channel group 4
TASKS_CHG[4].DIS	0x024	Disable channel group 4
TASKS_CHG[5].EN	0x028	Enable channel group 5
TASKS_CHG[5].DIS	0x02C	Disable channel group 5
CHEN	0x500	Channel enable register
CHENSET	0x504	Channel enable set register
CHENCLR	0x508	Channel enable clear register
CH[0].EEP	0x510	Channel 0 event endpoint
CH[0].TEP	0x514	Channel 0 task endpoint
CH[1].EEP	0x518	Channel 1 event endpoint
CH[1].TEP	0x51C	Channel 1 task endpoint
CH[2].EEP	0x520	Channel 2 event endpoint



Register	Offset	Description
CH[2].TEP	0x524	Channel 2 task endpoint
CH[3].EEP	0x528	Channel 3 event endpoint
CH[3].TEP	0x52C	Channel 3 task endpoint
CH[4].EEP	0x530	Channel 4 event endpoint
CH[4].TEP	0x534	Channel 4 task endpoint
CH[5].EEP	0x538	Channel 5 event endpoint
CH[5].TEP	0x53C	Channel 5 task endpoint
CH[6].EEP	0x540	Channel 6 event endpoint
CH[6].TEP	0x544	Channel 6 task endpoint
CH[7].EEP	0x548	Channel 7 event endpoint
CH[7].TEP	0x54C	Channel 7 task endpoint
CH[8].EEP	0x550	Channel 8 event endpoint
CH[8].TEP	0x554	Channel 8 task endpoint
CH[9].EEP	0x558	Channel 9 event endpoint
CH[9].TEP	0x55C	Channel 9 task endpoint
CH[10].EEP	0x560	Channel 10 event endpoint
CH[10].TEP	0x564	Channel 10 task endpoint
CH[11].EEP	0x568	Channel 11 event endpoint
CH[11].TEP	0x56C	Channel 11 task endpoint
CH[12].EEP	0x570	Channel 12 event endpoint
CH[12].TEP	0x574	Channel 12 task endpoint
CH[13].EEP	0x578	Channel 13 event endpoint
CH[13].TEP	0x57C	Channel 13 task endpoint
CH[14].EEP	0x580	Channel 14 event endpoint
CH[14].TEP	0x584	Channel 14 task endpoint
CH[15].EEP	0x588	Channel 15 event endpoint
CH[15].TEP	0x58C	Channel 15 task endpoint
CH[16].EEP	0x590	Channel 16 event endpoint
CH[16].TEP	0x594	Channel 16 task endpoint
CH[17].EEP	0x598	Channel 17 event endpoint
CH[17].TEP	0x59C	Channel 17 task endpoint
CH[18].EEP	0x5A0	Channel 18 event endpoint
CH[18].TEP	0x5A4	Channel 18 task endpoint
CH[19].EEP	0x5A8	Channel 19 event endpoint
CH[19].TEP	0x5AC	Channel 19 task endpoint
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3
CHG[4]	0x810	Channel group 4
CHG[5]	0x814	Channel group 5
FORK[0].TEP	0x910	Channel 0 task endpoint
FORK[1].TEP	0x914	Channel 1 task endpoint
FORK[2].TEP	0x918	Channel 2 task endpoint
FORK[3].TEP	0x91C	Channel 3 task endpoint
FORK[4].TEP	0x920	Channel 4 task endpoint
FORK[5].TEP	0x924	Channel 5 task endpoint
FORK[6].TEP	0x928	Channel 6 task endpoint
FORK[7].TEP	0x92C	Channel 7 task endpoint
FORK[8].TEP	0x930	Channel 8 task endpoint
FORK[9].TEP	0x934	Channel 9 task endpoint
FORK[10].TEP	0x938	Channel 10 task endpoint
FORK[11].TEP	0x93C	Channel 11 task endpoint




Register	Offset	Description
FORK[12].TEP	0x940	Channel 12 task endpoint
FORK[13].TEP	0x944	Channel 13 task endpoint
FORK[14].TEP	0x948	Channel 14 task endpoint
FORK[15].TEP	0x94C	Channel 15 task endpoint
FORK[16].TEP	0x950	Channel 16 task endpoint
FORK[17].TEP	0x954	Channel 17 task endpoint
FORK[18].TEP	0x958	Channel 18 task endpoint
FORK[19].TEP	0x95C	Channel 19 task endpoint
FORK[20].TEP	0x960	Channel 20 task endpoint
FORK[21].TEP	0x964	Channel 21 task endpoint
FORK[22].TEP	0x968	Channel 22 task endpoint
FORK[23].TEP	0x96C	Channel 23 task endpoint
FORK[24].TEP	0x970	Channel 24 task endpoint
FORK[25].TEP	0x974	Channel 25 task endpoint
FORK[26].TEP	0x978	Channel 26 task endpoint
FORK[27].TEP	0x97C	Channel 27 task endpoint
FORK[28].TEP	0x980	Channel 28 task endpoint
FORK[29].TEP	0x984	Channel 29 task endpoint
FORK[30].TEP	0x988	Channel 30 task endpoint
FORK[31].TEP	0x98C	Channel 31 task endpoint

6.16.2.1 TASKS_CHG[0]

Channel group tasks

6.16.2.1.1 TASKS_CHG[0].EN


Address offset: 0x000 Enable channel group 0



6.16.2.1.2 TASKS_CHG[0].DIS

Address offset: 0x004

Disable channel group 0



6.16.2.2 TASKS_CHG[1]

Channel group tasks



6.16.2.2.1 TASKS_CHG[1].EN

Address offset: 0x008
Enable channel group 1

Bit nu	ımber			31 3	30 29	28	27	26 2	5 2	4 23	3 22	21	20	19	18 1	7 1	6 1	5 14	13	12	11	10	9 8	7	6	5	4	3	2 :	1 0
ID																														Α
Rese	0x000	00000		0	0 0	0	0	0 () (0 0	0	0	0	0	0	0 () (0	0	0	0	0	0 0	0	0	0	0	0	0 (0 0
ID																														
Α	W	EN								Er	ab	e ch	nanı	nel į	grou	ıp 1														
			Trigger	1						Tr	igge	er ta	sk																	

6.16.2.2.2 TASKS_CHG[1].DIS

Address offset: 0x00C

Disable channel group 1


Bit nu	umber			31 3	30 29	28	27	26 2	5 2	24 23	3 22	2 21	20	19	18	17 1	.6 1	5 14	13	12	11 1	0 9	8	7	6	5	4	3 2	2 1	0
ID																														Α
Reset	t 0x000	00000		0	0 0	0	0	0 () (0 0	0	0	0	0	0	0 (0 (0	0	0	0 (0	0	0	0	0	0	0 (0	0
ID																														
Α	W	DIS								Di	sab	le c	har	nel	gro	up 1	ι													
			Trigger	1						Tr	igg	er ta	isk																	

6.16.2.3 TASKS_CHG[2]

Channel group tasks

6.16.2.3.1 TASKS CHG[2].EN


Address offset: 0x010 Enable channel group 2



6.16.2.3.2 TASKS CHG[2].DIS

Address offset: 0x014

Disable channel group 2







6.16.2.4 TASKS_CHG[3]

Channel group tasks

6.16.2.4.1 TASKS_CHG[3].EN


Address offset: 0x018
Enable channel group 3

Bit nu	ımber			31 3	30 2	9 28	3 27	26 2	25 2	24 23	3 2	2 21	. 20	19	18 1	.7 16	5 15	14	13	12 1	1 10	9	8	7	6	5 4	4 3	2	1	0
ID																														Α
Reset	0x000	00000		0	0 (0 0	0	0	0	0 0) (0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0
ID																														
Α	W	EN								Eı	nab	le cl	han	nel į	grou	р3														
			Trigger	1						Tr	igg	er ta	ask																	

6.16.2.4.2 TASKS_CHG[3].DIS

Address offset: 0x01C

Disable channel group 3




6.16.2.5 TASKS_CHG[4]

Channel group tasks

6.16.2.5.1 TASKS CHG[4].EN

Address offset: 0x020 Enable channel group 4




6.16.2.5.2 TASKS CHG[4].DIS

Address offset: 0x024

Disable channel group 4





6.16.2.6 TASKS_CHG[5]

Channel group tasks

6.16.2.6.1 TASKS_CHG[5].EN

Address offset: 0x028 Enable channel group 5

Bit nu	ımber			31 3	0 29	28 27	26 2	5 24	4 23	22 :	21 2	0 19	9 18	17	16 1	.5 14	4 13	12	11 1	0 9	8	7	6	5	4 3	2	1	0
ID																												Α
Reset	0x000	00000		0 (0 0	0 0	0 (0 0	0	0	0 (0 0	0	0	0	0 0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0
ID																												
Α	W	EN							En	able	cha	inne	l gro	up 5	5													
			Trigger	1					Tri	gger	tas	k																

6.16.2.6.2 TASKS_CHG[5].DIS

Address offset: 0x02C

Disable channel group 5

Bit nu	ımber			31	30 29	28	27	26 2	25 :	24 2	23 :	22	21	20	19	18	3 17	7 16	5 15	5 14	13	3 12	11	. 10	9	8	7	6	5	4	3 2	2	1 0
ID																																	Α
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
ID																																	
Α	W	DIS								[Disa	able	e ch	nan	ne	l gr	ou	p 5															
			Trigger	1						٦	Гrig	ger	tas	sk																			

6.16.2.7 CHEN

Address offset: 0x500 Channel enable register

Bit nu	umber			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	. 0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	٧	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D C	: B	3 A
Reset	t 0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																																		
Α	RW	CH0										En	abl	e o	r di	sab	le c	har	nel	0														
			Disabled	0								Di	sab	le c	hai	nne	I																	
			Enabled	1								En	abl	e cł	nan	nel																		
В	RW	CH1										En	abl	e o	r di	sab	le c	har	nel	1														
			Disabled	0								Di	sab	le c	hai	nne	I																	
			Enabled	1								En	abl	e cł	nan	nel																		
С	RW	CH2										En	abl	e o	r di	sab	le c	har	nel	2														
			Disabled	0								Di	sab	le c	hai	nne	I																	



Bit nu	mber			31 3	0 29	28 2	7 20	5 25	24	23	22	21 2	20	19	18	17	16	15	14 :	l3 1	2 1	1 1	9	8	7	6	5	4	3	2	1 0
ID				f e	e d	c k	э а	Z	Υ	Х	W	٧	U	Т	S	R	Q	Р	0	N N	1	. k	J	- 1	Н	G	F	Ε	D	С	ВА
Reset	0x000	00000		0 (0 0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0 0
ID	R/W	Field	Value ID	Valu	е					De	scri	ptio	n																		
			Enabled	1						Ena	able	e cha	an	nel																	
D	RW	CH3								Ena	able	or	di	sabl	e cl	han	nel	3													
			Disabled	0						Dis	abl	e ch	ar	nnel																	
			Enabled	1								e cha																			
E	RW	CH4												sabl		han	nel	4													
			Disabled	0								e ch																			
			Enabled	1								e cha																			
F	RW	CH5		_										sabl		han	nel	5													
			Disabled	0								e ch																			
			Enabled	1								e cha																			
G	RW	CH6												sabl		nan	nel	6													
			Disabled	0								e ch																			
	D) 4 /	CUZ	Enabled	1								e cha						-													
Н	RW	CH7	Disabled	0										sabl		nan	nei	/													
			Disabled	0								e ch																			
	DVA	CHO	Enabled	1														0													
I	RW	CH8	Disabled	0								e ch		sabl		IIdII	nei	٥													
			Enabled	1								e cha																			
j	RW	CH9	Ellableu	1										sabl	م دا	han	nal	۵													
J	NVV	СПЭ	Disabled	0								e ch				Idii	пеі	3													
			Enabled	1								e cha																			
K	RW	CH10	2.102.100	-										sabl	e cl	han	nel	10													
			Disabled	0								e ch																			
			Enabled	1								e cha																			
L	RW	CH11								Ena	able	or	di	sabl	e cl	han	nel	11													
			Disabled	0						Dis	able	e ch	nar	nnel																	
			Enabled	1						Ena	able	e cha	an	nel																	
М	RW	CH12								Ena	able	or	di	sabl	e cl	han	nel	12													
			Disabled	0						Dis	abl	e ch	nar	nnel																	
			Enabled	1						Ena	able	e cha	an	nel																	
N	RW	CH13								Ena	able	e or	di	sabl	e cl	han	nel	13													
			Disabled	0						Dis	abl	e ch	ar	nnel																	
			Enabled	1						Ena	able	e cha	an	nel																	
0	RW	CH14								Ena	able	or	di	sabl	e cl	han	nel	14													
			Disabled	0						Dis	abl	e ch	ar	nnel																	
			Enabled	1						Ena	able	e cha	an	nel																	
Р	RW	CH15								Ena	able	or	di	sabl	e cl	han	nel	15													
			Disabled	0						Dis	abl	e ch	ar	nnel																	
			Enabled	1						Ena	able	e cha	an	nel																	
Q	RW	CH16								Ena	able	or	di	sabl	e cl	han	nel	16													
			Disabled	0								e ch																			
			Enabled	1								e cha																			
R	RW	CH17												sabl		han	nel	17													
			Disabled	0								e ch																			
			Enabled	1								e cha																			
S	RW	CH18	B: 11 :	•										sabl		nan	nel	18													
			Disabled	0										nnel																	
T	Dist	CU10	Enabled	1								cha			_			10													
Т	RW	CH19								Ena	able	or	di	sabl	e cl	nan	nel	19													



Bit n	umber			31	30	29	28	27	26	25	24	23 2	2 21	1 20) 1	9 1:	8 1	7 1	6 1	5 1	4 1	3 1	2 1	11	0 9	9	8 .	7	6	5 .	4 :	3 2	2 1	. 0
ID	arriber											X V																						
	t 0x000	00000										0 (
ID		Field					•	•	Ü	U						, ,	'	, ,	, ,	' '	, ,	, ,	, ,	, ,	, (,			,	, (, (
עו	K/ VV	Fleid	Disabled	0	lue	۰	۰	۰	۰	۰		Desc				ol.	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	۰	
			Enabled	1								Enak																						
U	RW	CH20	Ellabled	1								Enak					ch		ol 3	0														
U	NVV	CH20	Disabled	0								Disa					CII	31111	E1 2	.0														
			Enabled	1								Enal																						
V	RW	CH21	Ellabled									Enak					ch	ann	ol 7	1														
V	IVV	CHZI	Disabled	0								Disa					CII	21111	C1 2															
			Enabled	1								Enak																						
w	RW	CH22	Enabled	1								Enak					ch		ol 3	2														
vv	NVV	CHZZ	Disabled	0								Disa					CII	31111	E1 2	. 2														
			Enabled	1								Enal																						
Х	RW	CH23	Enabled	1								Enak					ch		al a	12														
^	NVV	CHZ3	Disabled	0								Disa					CII	31111	E1 2	.5														
			Enabled	1								Enak																						
Υ	RW	CH24	Lilabled	_								Enak					ch	ann	2 ام	1														
'	IVV	C1124	Disabled	0								Disa					CII	21111	C1 2	.4														
			Enabled	1								Enal																						
Z	RW	CH25	Lilabled									Enak					ch	ann	2 ام	5														
_	11.00	CHES	Disabled	0								Disa					CII	21111	CIZ															
			Enabled	1								Enak																						
a	RW	CH26	Lilabica	1								Enak					ch	ann	ല 2	6														
ŭ		CHEO	Disabled	0								Disa					C		C1 2															
			Enabled	1								Enal																						
b	RW	CH27	Enablea	_								Enak					ch	ann	el 2	7														
~		G.1.27	Disabled	0								Disa							٠. ـ															
			Enabled	1								Enal																						
С	RW	CH28	Lindoica	-								Enal					ch	ann	el 2	8														
·		5.125	Disabled	0								Disa							٠. ـ															
			Enabled	1								Enal																						
d	RW	CH29										Enal					ch	ann	el 2	9														
			Disabled	0								Disa																						
			Enabled	1								Enak																						
e	RW	CH30										Enak					ch	ann	el 3	0														
-			Disabled	0								Disa																						
			Enabled	1								Enak																						
f	RW	CH31										Enak					ch	ann	el 3	1														
			Disabled	0								Disa																						
			Enabled	1								Enak																						
				-									0																					

6.16.2.8 CHENSET

Address offset: 0x504

Channel enable set register

Note: Read: reads value of CHi field in CHEN register.



Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW CH0			Channel 0 enable set register. Writing '0' has no effect.
	W1S			
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
D	DW CHI	Set	1	Write: Enable channel
В	RW CH1 W1S			Channel 1 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_	DW CH2	Set	1	Write: Enable channel
С	RW CH2 W1S			Channel 2 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_	D144 C112	Set	1	Write: Enable channel
D	RW CH3 W1S			Channel 3 enable set register. Writing '0' has no effect.
	W13	Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
E	RW CH4 W1S			Channel 4 enable set register. Writing '0' has no effect.
	20	Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
F	RW CH5 W1S			Channel 5 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
G	RW CH6 W1S			Channel 6 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
Н	RW CH7 W1S			Channel 7 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
I	RW CH8 W1S			Channel 8 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
	DIA SUIT	Set	1	Write: Enable channel
J	RW CH9 W1S			Channel 9 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel






Bit n	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcba	ZYXWVUTSRQPONMLKJIHGFEDCBA
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
K	RW CH10 W1S			Channel 10 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
L	RW CH11 W1S			Channel 11 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
M	RW CH12 W1S			Channel 12 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
N	RW CH13	Set	1	Write: Enable channel Channel 13 enable set register. Writing '0' has no effect.
IN	W1S			Channel 15 enable set register. Writing O has no enect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
0	RW CH14 W1S			Channel 14 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_		Set	1	Write: Enable channel
Р	RW CH15 W1S			Channel 15 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
Q	RW CH16	Set	1	Write: Enable channel Channel 16 enable set register. Writing '0' has no effect.
ų	W1S	Disabled	0	
		Disabled Enabled	0	Read: channel disabled Read: channel enabled
		Set	1	Write: Enable channel
R	RW CH17 W1S			Channel 17 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel
S	RW CH18 W1S			Channel 18 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
_		Set	1	Write: Enable channel
T	RW CH19 W1S			Channel 19 enable set register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Set	1	Write: Enable channel





Bit nu	ımber			31 30 29 28 27 26 29	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f e d c b a Z	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x0000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
U	RW	CH20			Channel 20 enable set register. Writing '0' has no effect.
	W1S				
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled Write: Enable channel
V	RW	CH21	Set	1	Channel 21 enable set register. Writing '0' has no effect.
·	W1S	022			chame 22 chase set register. Withing a habita cheek
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
W	RW	CH22			Channel 22 enable set register. Writing '0' has no effect.
	W1S			_	
			Disabled	0	Read: channel disabled Read: channel enabled
			Enabled Set	1	Write: Enable channel
Х	RW	CH23	361	-	Channel 23 enable set register. Writing '0' has no effect.
	W1S				ů ů
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
Υ	RW	CH24			Channel 24 enable set register. Writing '0' has no effect.
	W1S		Disablad	0	Dead, also and disable d
			Disabled Enabled	0	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel
Z	RW	CH25			Channel 25 enable set register. Writing '0' has no effect.
	W1S				
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
		0.105	Set	1	Write: Enable channel
a	RW W1S	CH26			Channel 26 enable set register. Writing '0' has no effect.
	W13		Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
b	RW	CH27			Channel 27 enable set register. Writing '0' has no effect.
	W1S				
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
•	D/A/	CH30	Set	1	Write: Enable channel Channel 28 anable set register Writing '0' has no effect
С	RW W1S	CH28			Channel 28 enable set register. Writing '0' has no effect.
	VV IJ		Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
d	RW	CH29			Channel 29 enable set register. Writing '0' has no effect.
	W1S		D: 11 :	0	Dandy sharred disabled
			Disabled Enabled	0	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel





D.11				24	20	. 20	20	27	26	25	24	22				0.1		10	. 7	1.0	45		4.2	4.2	4.4	10	^	0	-	-	_		_	2	4	0
Bit nu	mber			31	30	1 29	28	27	26	25	24	2:	3 22	2 21	1 2	0 1	9 1	18 :	1/	16	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
ID				f	е	d	С	b	а	Z	Υ	Χ	W	′ V	′ ر	J		S	R	Q	Р	0	Ν	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0) (0)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																				
е	RW	CH30										Cŀ	nan	nel	30	en	ab	le s	et	reg	ist	er. '	Wri	tin	g '0	ha	s no	o ef	fec	t.						
	W1S																																			
			Disabled	0								Re	ead	: ch	nan	nel	di	sab	lec	i																
			Enabled	1								Re	ead	: ch	nan	nel	er	nab	led																	
			Set	1								W	rite	: E	nal	ole	ch	anr	nel																	
f	RW	CH31										Ch	nan	nel	31	en	ab	le s	et	reg	ist	er. '	Wri	tin	g '0	ha	s no	o ef	fec	t.						
	W1S																																			
			Disabled	0								Re	ead	: ch	nan	nel	di	sab	lec	i																
			Enabled	1								Re	ead	: ch	nan	nel	er	nab	led																	
			Set	1								W	rite	: E	nal	ole	ch	anr	nel																	

6.16.2.9 CHENCLR

Address offset: 0x508

Channel enable clear register

Note: Read: reads value of CHi field in CHEN register.

F e d c b a Z Y X W V U T S R Q P O N M L K J H G F E D C B A Reset 0x00000000000000000000000000000000000	Bit nu	mber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Part	ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
A RW CH0 WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel abled Clear 1 Write: disable channel B RW CH1 WIC Disabled 0 Read: channel disabled Clear 1 Write: disable channel Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Disabled 0 Read: channel disabled Enabled 1 Re	Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
W1C Disabled Disabled Disabled Read: channel disabled Read: channel enabled Read: channel disabled Read: channel disabled Read: channel enabled Read: chann	ID				Description
Disabled Disabled	Α	RW CH0			Channel 0 enable clear register. Writing '0' has no effect.
Enabled 1 Write: disable channel B RW CH1 WIC Disabled 0 Read: channel 1 enabled elabred gister. Writing '0' has no effect. Disabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel C RW CH2 WIC Disabled 0 Read: channel enabled Clear 1 Write: disable channel C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 WIC Disabled 0 Read: channel enabled Clear 1 Write: disable channel C Channel 3 enable clear register. Writing '0' has no effect. C Channel 3 enable clear register. Writing '0' has no effect. C Channel 4 enable clear register. Writing '0' has no effect. E RW CH4 WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel E Channel 4 enable clear register. Writing '0' has no effect. C Channel 4 enable clear register. Writing '0' has no effect. C Channel 4 enable clear register. Writing '0' has no effect. C Channel 5 enable channel E Channel 5 enable channel E Channel 5 enable channel		W1C			
Clear 1 Write: disable channel			Disabled	0	Read: channel disabled
B RW CH1 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enable clear register. Writing '0' has no effect. Clear 1 Write: disable channel C RW CH2 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel C Channel 3 enable clear register. Writing '0' has no effect. Channel 3 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. Channel 5 enabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Enabled	1	Read: channel enabled
W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel C RW CH2 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled channel Clear 1 Write: disable channel D Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel			Clear	1	Write: disable channel
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel C RW CH2 W1C Disabled 0 Read: channel 2 enable clear register. Writing '0' has no effect. Disabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel 3 enable clear register. Writing '0' has no effect. Disabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel Channel 4 enable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. F RW CH5 Channel 5 enabled channel Channel 5 enable clear register. Writing '0' has no effect.	В	RW CH1			Channel 1 enable clear register. Writing '0' has no effect.
Enabled 1 Write: disable channel C RW CH2 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel disabled Clear 1 Write: disable channel Channel 3 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.		W1C			
Clear 1 Write: disable channel C RW CH2 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel C Channel 2 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel C Channel 3 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel 4 enable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 5 enable clear register. Writing '0' has no effect.			Disabled	0	Read: channel disabled
C RW CH2 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Disabled 0 Read: channel disabled Clear 1 Write: disable channel Channel 3 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel Channel 4 enable clear register. Writing '0' has no effect. Channel 5 enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Enabled	1	Read: channel enabled
W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel 3 enable clear register. Writing '0' has no effect. Disabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel Channel 4 enable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Clear	1	Write: disable channel
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel Channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.	С	RW CH2			Channel 2 enable clear register. Writing '0' has no effect.
Enabled 1 Read: channel enabled Clear 1 Write: disable channel D RW CH3 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Clear 1 Write: disable clear register. Writing '0' has no effect. Channel 4 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.		W1C			
Clear 1 Write: disable channel Channel 3 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel enabled Channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Disabled	0	Read: channel disabled
Channel 3 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Enabled	1	Read: channel enabled
W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Clear	1	Write: disable channel
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel 4 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.	D	RW CH3			Channel 3 enable clear register. Writing '0' has no effect.
Enabled 1 Read: channel enabled Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.		W1C			
Clear 1 Write: disable channel E RW CH4 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect. Channel 5 enable clear register. Writing '0' has no effect.			Disabled	0	Read: channel disabled
E RW CH4 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 4 enable clear register. Writing '0' has no effect. Write: disable channel Channel 5 enable clear register. Writing '0' has no effect.			Enabled	1	Read: channel enabled
W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Clear	1	Write: disable channel
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.	E	RW CH4			Channel 4 enable clear register. Writing '0' has no effect.
Enabled 1 Read: channel enabled Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.		W1C			
Clear 1 Write: disable channel F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.			Disabled	0	Read: channel disabled
F RW CH5 Channel 5 enable clear register. Writing '0' has no effect.					
			Clear	1	
W1C	F	RW CH5			Channel 5 enable clear register. Writing '0' has no effect.
WIC		W1C			



Bit nu	mber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			fedcbaZ	Y X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
G	RW CH6 W1C			Channel 6 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Н	RW CH7 W1C			Channel 7 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
I	RW CH8 W1C			Channel 8 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
J	RW CH9 W1C			Channel 9 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
K	RW CH10 W1C			Channel 10 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
L	RW CH11 W1C			Channel 11 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
М	RW CH12 W1C			Channel 12 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
N	RW CH13 W1C			Channel 13 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
0	RW CH14 W1C			Channel 14 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Р	RW CH15 W1C			Channel 15 enable clear register. Writing '0' has no effect.





Rit nu	mber		21 20 20 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	illibei			
ID				Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x00000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value 	Description
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Q	RW CH16 W1C			Channel 16 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
R	RW CH17 W1C			Channel 17 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
S	RW CH18 W1C			Channel 18 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Т	RW CH19 W1C			Channel 19 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
U	RW CH20 W1C			Channel 20 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
٧	RW CH21 W1C			Channel 21 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
W	RW CH22 W1C			Channel 22 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
X	RW CH23 W1C			Channel 23 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Υ	RW CH24 W1C			Channel 24 enable clear register. Writing '0' has no effect.
		Disabled	0	Read: channel disabled
		Enabled	1	Read: channel enabled
		Clear	1	Write: disable channel
Z	RW CH25 W1C			Channel 25 enable clear register. Writing '0' has no effect.





Reset 0.00000000000000000000000000000000000	Bit n	umber		31 3	80 2	9 28	3 27	7 26	25	24	23 2	2 21	20	19 18	3 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
Name	ID		+	f	e d	d c	b	а	Z	Υ	ΧV	/ V	U	T S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	ΕI	D (В	Α
Disabled Clear Disabled Clear Disabled Clear Disabled Clear Disabled Clear Disabled Clear Disabled Clear Disabled Clear Channel 26 enable clear register. Writing '0' has no effect.	Rese	t 0x0000000																													
Enabled 1 Read: channel enabled																															
RW CH26 W1C Pisabled 0 Read: channel disabled channel RW CH27 RW CH27 Disabled 0 Read: channel disabled channel Clear 1 Write: disable channel Channel 26 enabled enabled Clear 1 Channel 27 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Channel 28 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 29 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel enabled Read: channel enabled Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel		Disa	bled (0	_	_	_	_	_	Т	Read	: ch	anne	el disa	able	ed	Т	_		_	_		_	Т	_	_	_	_	_	_	_
RW CH26 WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel abled Clear 1 Write: disable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Read: channel enabled Clear 1 Read: channel enabled Clear 1 Read: channel enabled Clear 1 Read: channel enabled Clear 1 Write: disable channel Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Read: channel enabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable channel Channel 31 enable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled		Ena	bled :	1							Read	: ch	anne	el ena	ble	d															
W1C Disabled Disabled Disabled Read: channel disabled Read: channel enabled Disabled		Clea	ır :	1							Write	e: di	isable	e cha	nne	el															
Disabled Disabled	a	RW CH26									Chan	nel	26 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no (effe	ct.					
Enabled 1 Read: channel enabled Clear		W1C																													
Clear 1 Write: disable channel		Disa	bled (0							Read	: ch	anne	el disa	able	ed															
Channel 27 enable clear register. Writing '0' has no effect. WIC Disabled		Ena	bled :	1							Read	: ch	anne	el ena	ble	d															
W1C Disabled Disabled Disabled Read: channel disabled Read:		Clea	ır :	1							Write	e: di	isable	e cha	nne	el															
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 28 enable clear register. Writing '0' has no effect. Channel 28 enable clear register. Writing '0' has no effect. Channel 28 enable clear register. Writing '0' has no effect. Channel 28 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 31 enabled Channel 31 enabled Channel 31 enabled clear register. Writing '0' has no effect. Channel 31 enabled clear register. Writing '0' has no effect.	b	RW CH27									Chan	nel	27 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no (effe	ct.					
Enabled 1 Write: disable channel C RW CH28 WIC Flat Disabled 0 Read: channel disabled Enabled 1 Write: disable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Clear 1 Write: disable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Enabled 1 Read: channel disabled		W1C																													
Clear 1 Write: disable channel Channel 28 enable clear register. Writing '0' has no effect. W1C W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 29 enable clear register. Writing '0' has no effect. Channel 30 enabled Enabled 1 Read: channel enabled Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. Channel 31 enabled Channel 31 enabled clear register. Writing '0' has no effect.		Disa	bled (0							Read	: ch	anne	el disa	able	ed															
C RW CH28 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel 28 enable clear register. Writing '0' has no effect. Disabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel RW CH30 W1C Disabled 0 Read: channel anabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Clear 1 Write: disable channel Read: channel enabled Disabled 0 Read: channel enabled Read: channel anable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect.		Ena	bled 1	1							Read	: ch	anne	el ena	ble	d															
W1C Disabled Disa		Clea	ır :	1							Write	e: di	isable	e cha	nne	el															
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 29 enable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. Channel 30 enable clear register. Writing '0' has no effect. WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. Channel 31 enabled Read: channel anabled Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect. RW CH31 WIC Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled	С	RW CH28									Char	nel	28 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no	effe	ct.					
Enabled 1 Mrite: disable channel RW CH29 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Write: disable channel Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled		W1C																													
RW CH29 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable clear register. Writing '0' has no effect. W1C RW1 CH30 W1C Disabled 0 Read: channel enabled Clear 1 Write: disable clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel RW CH31 W1C Disabled 0 Read: channel anabled Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel disabled		Disa	bled (0							Read	: ch	anne	el disa	able	ed															
Channel 29 enable clear register. Writing '0' has no effect. W1C Disabled Enabled Enabled Clear Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. With the channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled Disabled Enabled Enabled The company of the		Ena	bled 1	1							Read	: ch	anne	el ena	ble	d															
W1C Disabled Disabled Enabled Disabled		Clea	ır 1	1							Write	e: di	sable	e cha	nne	el															
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Enabled 1 Write: disable channel Clear 1 Write: disable channel Channel 31 enabled clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel enabled Read: channel asabled Read: channel asabled Read: channel disabled Read: channel asabled Read: channel disabled Read: channel enabled	d	RW CH29									Chan	nel	29 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no (effe	ct.					
Enabled 1 Write: disable channel RW CH30 W1C Disabled 0 Read: channel anabled clear register. Writing '0' has no effect. Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. Ware channel enabled Read: channel enabled Read: channel enabled Read: channel anable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled		W1C																													
RW CH30 W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel anabled Clear 1 Write: disable channel Read: channel disabled Frabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 30 enable clear register. Writing '0' has no effect. Clear 1 Write: disable channel Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect. Channel 31 enable clear register. Writing '0' has no effect.		Disa	bled (0							Read	: ch	anne	el disa	able	ed															
Channel 30 enable clear register. Writing '0' has no effect. W1C Disabled Disabled Enabled Clear Mrite: disable channel Channel 31 enable clear register. Writing '0' has no effect. With the standard of the standard		Ena	oled 1	1							Read	: ch	anne	el ena	ble	d															
W1C Disabled Disabled Disabled Read: channel disabled		Clea	ır 1	1							Write	e: di	isable	e cha	nne	el															
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Clear 1 Write: disable channel FRW CH31 Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled	е	RW CH30									Chan	nel	30 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no	effe	ct.					
Enabled 1 Read: channel enabled Clear 1 Write: disable channel Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled		W1C																													
Clear 1 Write: disable channel f RW CH31 Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled		Disa	bled (0							Read	: ch	anne	el disa	able	ed															
FRW CH31 Channel 31 enable clear register. Writing '0' has no effect. W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled																															
W1C Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled			ır 1	1																											
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled	f										Char	nel	31 e	nable	e cle	earı	reg	iste	r. W	/riti	ng '	0' h	nas	no (effe	ct.					
Enabled 1 Read: channel enabled																															
Clear 1 Write: disable channel																															
		Clea	r 1	1							Write	e: di	isable	e cha	nne	el															

6.16.2.10 CH[0]

PPI Channel

6.16.2.10.1 CH[0].EEP

Address offset: 0x510

Channel 0 event endpoint


	EEP																									the		
ID R/W																												
Reset 0x0000	0000	0 (0	0	0	0 (0	0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0 0	0	0
ID		A A	A A	Α	Α	A A	. Δ	A A	Α	Α	Α .	A A	4 Α	A	Α	Α	Α	A A	A	Α	Α	Α	Α	Α ,	A .	А А	Α	Α
Bit number		31 3	0 29	28 :	27 2	26 2	5 24	4 23	22	21	20 1	19 1	8 1	7 16	15	14	13	12 1	1 10	9	8	7	6	5 4	4	3 2	1	0

group.



6.16.2.10.2 CH[0].TEP

Address offset: 0x514 Channel 0 task endpoint



6.16.2.11 CH[1]

PPI Channel

6.16.2.11.1 CH[1].EEP

Address offset: 0x518 Channel 1 event endpoint

Bit n	umber		31	30 2	9 2	8 27	7 26	5 25	24	23	22	21	20 1	9 1	8 17	' 16	15	14	13	12	11 1	0 9	9 8	3 7	6	5	4	3	2	1 0
ID			Α	A A	Δ Δ	A A	. A	Α	Α	Α	Α	Α	A A	Δ Δ	A A	Α	Α	Α	Α	Α	A	Δ /	Д Д	A	Α	Α	Α	Α	Α	А А
Rese	t 0x000	00000	0	0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0) (0 0	0	0	0	0	0	0	0 0
ID																														
Α	RW	EEP								Ро	inte	r to	eve	nt r	egis	ter.	Acc	ept	S OI	nly a	ıddı	ess	es t	o re	gist	ters	froi	m th	ie E	vent
										gro	up.																			

6.16.2.11.2 CH[1].TEP

Address offset: 0x51C Channel 1 task endpoint

Bit no	umbe	r			31	. 30	29	28	27	26 2	25 2	24 2	3 22	2 21	20	19	18	17	16	15	14 1	L3 1	2 1	1 10	9	8	7	6	5	4	3	2	1)
ID					Α	Α	Α	Α	Α	Α .	Α,	A A	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Д Д	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	4
Rese	t 0x00	000	00000		0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	/	TEP									Ρ	oint	er t	o ta	sk r	egi	ster	. Ac	cep	ts c	nly	ado	lres	ses	to r	egis	ter	s fr	om	the	Ta	sk	_
												g	roup).																				

6.16.2.12 CH[2]

PPI Channel

4413_417 v1.11

6.16.2.12.1 CH[2].EEP

Address offset: 0x520

Channel 2 event endpoint

508



Bit no	umber		31	30	29 :	28 :	27 :	26 2	25	24	23	22	21	20	19	18	17 1	.6 1	5 1	4 :	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	A	Α,	Δ,	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID											Des																							
Α	RW	EEP									Poi	nte	r to	ev	ent	reg	iste	r. A	cce	pts	10 8	nly	ado	dres	ses	s to	reg	giste	ers	fror	n tł	ne E	ven	ıt
											gro	up.																						

6.16.2.12.2 CH[2].TEP

Address offset: 0x524 Channel 2 task endpoint

Α	RW	TEP								Poi	nter	to	tasl	re	giste	er. A	cce	pts	on	y ac	ddr	esse	es t	o re	egis	ters	fro	m t	he T	ask	
ID																															
Reset 0	0x0000	00000	0	0	0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID			Α	A	Δ Α	A	Α	Α	Α	Α	Α	Α	A A	Α Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A .	4 A	Α	Α
Bit nun	mber		31	30 2	9 2	8 27	26	25	24	23	22 2	21 2	20 1	9 1	8 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0

6.16.2.13 CH[3]

PPI Channel

6.16.2.13.1 CH[3].EEP

Address offset: 0x528

Channel 3 event endpoint

Bit nu	mber		31	30	29	28 :	27	26	25 :	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID											Des																						
Α	RW	EEP									Poi	nte	r to	ev	ent	reg	giste	er. /	Асс	ept	S OI	nly	ado	lres	ses	s to	reg	iste	ers 1	fror	n th	ie E	vent
											gro	up.																					

6.16.2.13.2 CH[3].TEP

Address offset: 0x52C Channel 3 task endpoint

Bit nu	mber		31	30 2	29 2	8 2	7 2	6 25	24	23	22 :	21 2	0 1	19 18	3 17	7 16	15	14	13	12 1	111	0 9	8	7	6	5	4	3	2	1	0
ID			Α	Α	A A	Δ Δ	. Δ	A	Α	Α	Α	Α /	Δ ,	A A	. A	Α	Α	Α	Α	Α	A A	Δ Α	A	. 4	ι A	Α	Α	Α	Α	Α	Α
Reset	0x000	00000	0	0	0 (0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0 () (0	C	0	0	0	0	0	0	0
ID																															
Α	RW	TEP								Poi	nte	r to	tasl	k reg	iste	er. A	cce	pts	onl	y ad	dre	sses	to	reg	iste	rs f	rom	the	Ta	sk	
										gro	up.																				

6.16.2.14 CH[4]

PPI Channel


6.16.2.14.1 CH[4].EEP

Address offset: 0x530

4413_417 v1.11 509



Channel 4 event endpoint



6.16.2.14.2 CH[4].TEP

Address offset: 0x534 Channel 4 task endpoint

Bit nu	ımber					31	30	29	28	27	26 2	25	24 :	23	22 :	21	20 :	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5 .	4	3 2	1	0
ID						Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ Δ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A ,	Α ,	Δ Δ	A	Α
Reset	0x00	00	0000			0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID														Des																					
Α	RW		TEP										-	Poi	nte	r to	tas	k re	gist	er. A	cce	pts	onl	y ac	ddre	esse	es to	o re	gist	ters	fro	m t	he T	ask	

group.

6.16.2.15 CH[5]

PPI Channel

6.16.2.15.1 CH[5].EEP

Address offset: 0x538 Channel 5 event endpoint

Bit n	umber			31	30	29	28 :	27	26	25	24	23	22	21 :	20	19	18	17	16	15	14	13	12 1	11 1	10	9	8	7	6	5	4	3	2	1	0
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A .	A	Α	Α	Α	Α	Α	Α	Α	Α	Α
ID A								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID																																			
Α	RW	EEP										Poi	nte	r to	ev	ent	reg	giste	er. A	Acc	ept	or	ıly a	ddı	ress	es	to	reg	iste	ers 1	fror	n tł	ne E	Evei	nt
												gro	un.																						

6.16.2.15.2 CH[5].TEP

Address offset: 0x53C Channel 5 task endpoint

Bit nu	mber			31	30 2	29 2	8 2	7 2	26 2	5 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1	0
ID												A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	TEP		Value ID Value Descrip Pointer														. Ac	cep	ots	only	y ac	ldre	esse	s t	o re	egis	ter	s fro	om	the	Tas	sk	
											gr	oup).																					

6.16.2.16 CH[6]

PPI Channel



6.16.2.16.1 CH[6].EEP

Address offset: 0x540

Channel 6 event endpoint

Bit nu	ımber		31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 :	12 1	11 :	10	9	8	7	6	5	4	3	2	1	0
ID			А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	EEP									Ро	inte	er to	o ev	vent	re	giste	er. A	\CC6	ept	s on	ly a	dd	res	ses	to	reg	iste	ers 1	fror	n th	ne E	ver	ıt
											gro	oup																						

6.16.2.16.2 CH[6].TEP

Address offset: 0x544 Channel 6 task endpoint

Bit nu	ımber			31	30 2	9 2	28 2	7 2	6 25	5 24	4 23	22	21	20	19	18 1	L7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
ID				Α	Α.	Δ,	A A	۸ ۸	4 A	. A	A	Α	Α	Α	Α	Α	A A	\ A	ι A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	A A
Reset	D) (0 0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0 () (o 0
ID	et 0x00000000 0 0 0 0 0 0																															
Α	RW	TEP									Po	inte	er t	o ta	sk r	egis	ter.	Асс	epts	on	ly a	ddre	esse	es to	o re	gis	ters	fro	m	the [·]	Tasl	k

Pointer to task register. Accepts only addresses to registers from the Task group.

6.16.2.17 CH[7]

PPI Channel

6.16.2.17.1 CH[7].EEP

Address offset: 0x548

Channel 7 event endpoint

Bit no	umber							31	. 30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 18	3 17	16	15	14	13 :	12 1	111	.0 9	9 8	3 7	' 6	5	4	3	2	1 ()
ID								Α	Α	. A	Α	Α	Α	Α	Α	Α	Α ,	Α,	A A	A	. A	Α	Α	Α	Α	A	Α /	Α Α	Δ .	Δ Δ	\ A	. A	Α	Α	Α	A A	4
Rese	ID A								0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 () (0 0	0	0	0	0	0	0 ()				
ID																Des																					I
Α	RW	EE	Р													Poi	nter	to	eve	nt re	egist	er.	Acc	ept	s or	ly a	ddr	ess	es t	to re	egis	ters	fro	m th	ie E	vent	
															8	gro	up.																				

6.16.2.17.2 CH[7].TEP

Address offset: 0x54C

Channel 7 task endpoint

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
ID		A A A A A A A A A A A A A A A A A A A												
Reset 0x00000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
ID R/W Field		Value Description												
A RW TFP	Value ID Value Description Pointer to task register. Accepts only addresses to registers from the													

4413_417 v1.11 511

group.



6.16.2.18 CH[8]

PPI Channel

6.16.2.18.1 CH[8].EEP

Address offset: 0x550

Channel 8 event endpoint

Bit nu	umber			31 3	0 29	28	27	26	25	24	23	22	21	20 :	19	18 1	7 1	6 1	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2 1	. 0
ID				Α Α	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Δ	Δ Δ	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Δ /	A
Rese	t 0x000	00000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 () 0
ID																																
Α	A A A A A A A A A A A A A A A A A A A														∘nt	regi	stei	· Ac	cer	nts (nlv	ad	dre	SSE	s to	reg	iste	ors t	fron	n th	e Fv	ent

group.

6.16.2.18.2 CH[8].TEP

Address offset: 0x554 Channel 8 task endpoint

Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A	A A A A
Reset	0x0000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ID				
Α	RW	TEP	Pointer to task register. Accepts only addresses to registers from	the Task

Pointer to task register. Accepts only addresses to registers from the Task group.

6.16.2.19 CH[9]

PPI Channel

6.16.2.19.1 CH[9].EEP

Address offset: 0x558


Channel 9 event endpoint

Bit n	umbe	er						31	30	29	28	27	26	25	24	23 2	22 :	21 2	20 1	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID										Α	Α	Α	Α	A	Α /	A A	\ <i>A</i>	\ A	Α	Α	Α	Α	Α	Α	A.	Α	Α	Α	Α	Α	Α	Α	Α	Α				
Rese	t 0x0	000	00000		0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	eset 0x00000000														Des																							
Α															Poir	ntei	to	eve	nt r	egi	ster.	Ac	cept	ts o	nly	add	res	ses	to	regi	iste	ers f	fror	n th	ne E	ver	ıt	
																gro	up.																					

6.16.2.19.2 CH[9].TEP

Address offset: 0x55C

Channel 9 task endpoint



group.

6.16.2.20 CH[10]

PPI Channel

6.16.2.20.1 CH[10].EEP

Address offset: 0x560

Channel 10 event endpoint

Bit n	umber			31	30 :	29 2	28 2	7 2	6 25	5 24	23	22	21	20 1	19 1	8 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	. 0
ID		A A A A A		A A	Α	Α	Α	Α	Α .	A A	4 A	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α,	4 4	A					
Rese	ID) (0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) () 0				
ID																																
Α	RW	EEP									Ро	inte	r to	eve	ent r	egis	ter.	Aco	ept	S O	nly	add	res	ses	to	reg	iste	rs f	ron	n th	e Ev	ent
											gro	oup																				

6.16.2.20.2 CH[10].TEP

Address offset: 0x564

Channel 10 task endpoint

Bit nu	ımber			31 3	0 29	28	3 27	26	25	24	23	22	21	20 1	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID				Α ,	Д Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ Δ	A	Α	Α	Α	Α	Α	Α	Α.	A	Α	Α	Α	Α	A A	A	Α
Reset	Reset 0x00000000 0 0 0 0							0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID A																																
Α	RW	TEP									Poi	nte	r to	tas	k re	gist	er. A	cce	pts	onl	y ac	ddre	esse	es to	re	gist	ters	fro	m t	the 1	ask	_

group.

6.16.2.21 CH[11]

PPI Channel

6.16.2.21.1 CH[11].EEP

Address offset: 0x568


Channel 11 event endpoint

Bit n	umber		31	30 2	29 2	8 2	7 20	6 25	24	23	22	21	20 :	19 1	8 1	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
ID			Α	Α	Α /	4 Δ	. Α	A	Α	Α	Α	Α	Α	A .	ДД	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Δ /	4 A
Rese	t 0x000	00000	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID																															
Α	RW	EEP								Ро	inte	r to	eve	ent	regis	ster.	Ac	cep	ts o	nly	ado	dres	ses	to	reg	iste	rs f	ron	n th	e Ev	/ent
										gro	up.																				

6.16.2.21.2 CH[11].TEP

Address offset: 0x56C

Channel 11 task endpoint



6.16.2.22 CH[12]

PPI Channel

6.16.2.22.1 CH[12].EEP

Address offset: 0x570

Channel 12 event endpoint

Bit nu	umber			31 3	0 29	28	27	26	25	24	23	22	21	20	19 :	18 1	L7 1	6 1	.5 1	4 1	13 1	.2 1	1 1	0 9	8	7	6	5	4	3	2 1	. 0
ID	A A A A A		Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	Δ ,	4 /	4	Α.	Α,	Δ /	\ <i>A</i>	Α Α	A	Α	Α	Α	Α .	A A	A					
Reset	A A A A et 0x00000000 0 0 0 0 R/W Field Value ID Value						0	0	0	0	0	0	0	0	0	0	0 () (0 (0	0	0	0 () (0	0	0	0	0	0	0 () 0
ID																																
Α	RW	EEP									Ро	inte	er to	eve	ent	reg	iste	r. A	cce	pts	on	ly a	ddr	ess	es t	o re	gist	ers	fror	n th	e Ev	ent

group.

6.16.2.22.2 CH[12].TEP

Address offset: 0x574

Channel 12 task endpoint

Bit nu	umber		31	30	29 2	8 2	7 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 (
ID			Α	Α	Α /	4 Α	Α Α	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	
Rese	t 0x0000	0000	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
ID																																	l
Α	RW	TEP								Ро	inte	er to	ta:	sk r	egi	ster	. Ac	cep	ots	only	/ ad	dre	esse	s t	o re	egis	ters	fro	m	the	Tas	k	
										gro	oup																						

6.16.2.23 CH[13]

PPI Channel

6.16.2.23.1 CH[13].EEP

Address offset: 0x578

Channel 13 event endpoint

Bit no	umber		31	30 2	29 2	8 27	7 26	5 25	24	23	22	21	20 1	19 1	18 1	7 1	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID			Α	Α	Α /	4 A	. A	Α	Α	Α	Α	Α	Α.	Α	A A	4 Δ	A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A A
Rese	t 0x000	00000	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0
ID																															
Α	RW	EEP								Ро	inte	r to	eve	ent	regi	ster	. Ac	сер	ts o	nly	ado	dres	ses	to	reg	iste	rs f	ron	the	e Ev	ent
										gro	up.																				


4413_417 v1.11 514



6.16.2.23.2 CH[13].TEP

Address offset: 0x57C

Channel 13 task endpoint



6.16.2.24 CH[14]

PPI Channel

6.16.2.24.1 CH[14].EEP

Address offset: 0x580

Channel 14 event endpoint

Bit n	umber		31	30 2	9 2	8 27	7 26	5 25	24	23	22	21	20 1	9 1	8 17	' 16	15	14	13	12	11 1	0 9	9 8	3 7	6	5	4	3	2	1 0
ID			Α	A A	Δ Δ	A A	. A	Α	Α	Α	Α	Α	A A	Δ Δ	A A	Α	Α	Α	Α	Α	A	Δ /	Д Д	A	Α	Α	Α	Α	Α	А А
Rese	t 0x000	00000	0	0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0) (0 0	0	0	0	0	0	0	0 0
ID																														
Α	RW	EEP								Ро	inte	r to	eve	nt r	egis	ter.	Acc	ept	S OI	nly a	ıddı	ess	es t	o re	gist	ters	froi	m th	ie E	vent
										gro	up.																			

6.16.2.24.2 CH[14].TEP

Address offset: 0x584

Channel 14 task endpoint

Bit nu	umber		31 30 29 2	3 27	26 2	5 2	4 23	22 2	1 20	19	18	17 1	6 15	5 14	13	12 1	1 10) 9	8	7	6	5	4	3	2	1 0
ID			A A A A	A	Α /	Δ Δ	A	Α /	4 А	Α	Α	A A	A A	Α	Α	Α .	4 A	Α	Α	Α	Α	Α	Α	Α	Α	А А
Rese	t 0x00	00000	0 0 0 0	0	0 (0	0	0 (0 0	0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
ID																										
Α	RW	TEP					Poi	nter	to ta	ask r	egis	ter.	Acce	epts	onl	y ad	dres	ses	to r	egi	ster	s fr	om	the	Tas	ik
							gro	up.																		

6.16.2.25 CH[15]

PPI Channel

6.16.2.25.1 CH[15].EEP

Address offset: 0x588

Channel 15 event endpoint

Bit nu	mber		31.3	10 2	9 28	27	26.2	25 2	4 2	3 22))	1 20	19	18	17	16	15	14	13 1	2 1 ⁻	1 10	9	8	7	6	5	4	3	2	1 0
ID																														 А А
Reset	0x000	00000	0 (0 0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW	EEP							Р	oint	er	to e	ven	t re	gist	er. A	Acc	ept	on	ly ac	ldre	sse	s to	reg	giste	ers 1	fron	n th	e E	vent
									g	roup	ο.																			

6.16.2.25.2 CH[15].TEP

Address offset: 0x58C

Channel 15 task endpoint

Bit n	umber		31	30 2	9 28	3 27	26	25	24 2	3 2	22 21	20	19	18	17 1	6 1	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	A A	A	A	Α	Α	Α /	Д	A A	Α	Α	Α	A A	Δ Α	4 A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A ,	А А
Rese	t 0x000	00000	0	0 (0	0	0	0	0 (0	0 0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW	TEP							Р	oir	nter t	o ta	sk r	egis	ter.	Acc	ept	s or	ıly a	ddr	ess	es t	o re	egis	ter	s fro	om	the	Tas	k
									g	ro	лр.																			

6.16.2.26 CH[16]

PPI Channel

6.16.2.26.1 CH[16].EEP

Address offset: 0x590

Channel 16 event endpoint

Bit nu	umber			31	1 30	29	28	27 2	26 2	5 2	4 23	3 22	21	20	19 1	8 1	7 16	15	14	13	12 1	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
ID				А	Α	A	Α	Α	A A	A A	A A	Α	Α	Α	Α ,	A A	ι A	Α	Α	Α	Α	A ,	4 4	Δ Δ	A	Α	Α	Α	Α	Α.	А А
Rese	t 0x000	00000		0	0	0	0	0	0 () (0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0
ID																															
Α	RW	EEP									Po	oint	er to	o eve	ent i	regi	ster.	Acc	ept	s or	ıly a	ıddı	ess	es t	o re	gist	ers	fror	n th	e E	/ent
											gr	oup).																		

6.16.2.26.2 CH[16].TEP

Address offset: 0x594 Channel 16 task endpoint

Bit nu	ımber		31	30 2	29 2	8 27	7 2	6 25	24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID			Α	A	A A	A A	. 4	A	Α	Α	Α	A A	A A	A A	Α	Α	Α	Α	A	A <i>A</i>	A	Α	Α	Α	Α	Α	Α	Α ,	۸ ،	А А
Reset	0x000	00000	0	0	0 (0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW	TEP								Poi	nter	to t	task	reg	iste	r. A	cce	pts	only	ado	lres	ses	to r	egis	ster	s fr	om	the	Tas	k
										gro	up.																			

6.16.2.27 CH[17]


PPI Channel

6.16.2.27.1 CH[17].EEP

Address offset: 0x598



Channel 17 event endpoint



6.16.2.27.2 CH[17].TEP

Address offset: 0x59C

Channel 17 task endpoint

Bit nu	ımber		31 3	0 29	28	3 27	26	25	24	23	22	21	20 :	19 1	8 17	7 16	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1 0
ID			A A	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	4 A	Α	Α	Α	Α	Α	A A	۱ ۸	4 A	Α	Α	Α	Α	Α	A	А А
Reset	0x000	00000	0 (0 0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0 0
ID																														
A	RW	TEP								Poi	nte	r to	tas	k re	giste	er. A	cce	pts	only	/ ad	dre	ses	s to	egi	ster	s fr	om	the	Tas	k

group.

6.16.2.28 CH[18]

PPI Channel

6.16.2.28.1 CH[18].EEP

Address offset: 0x5A0

Channel 18 event endpoint

Bit no	umber		31	30	29 2	28 2	7 2	6 25	24	23	22	21	20 1	19 1	8 1	.7 1	5 1	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
ID			Α	Α	Α	A A	Α Α	A A	Α	Α	Α	Α	Α .	Α ,	Α /	ДД	. Δ	ι A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	A
Rese	t 0x000	000000	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 () 0	0
ID																															
Α	RW	EEP								Ро	inte	r to	eve	ent	regi	ster	. Ac	сер	ts o	nly	ado	Ires	ses	to	reg	iste	ers f	ron	n the	e Ev	ent
										gro	auc.																				

6.16.2.28.2 CH[18].TEP

Address offset: 0x5A4

Channel 18 task endpoint

Bit nu	mber		31	30 2	29 2	8 2	7 2	26 2	5 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1	0
ID			Α	Α	A	Α ,	Δ.	A A	\ <i>A</i>	4 A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset	0x000	00000	0	0	0	0 (0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
Α	RW	TEP								Po	oint	er to	o ta	sk r	egi	ster	. Ac	cep	ots	only	y ac	ldre	esse	s t	o re	egis	ter	s fro	om	the	Tas	sk	
										gr	oup).																					

6.16.2.29 CH[19]

PPI Channel



6.16.2.29.1 CH[19].EEP

Address offset: 0x5A8

Channel 19 event endpoint

Bit n	umber		31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	EEP									Poi	inte	r to	ev	ent	reg	iste	er. A	CCE	epts	s or	ıly a	ado	dres	ses	s to	reg	iste	ers	fror	n th	e E	ver	ıt
											gro	auc																						

6.16.2.29.2 CH[19].TEP

Address offset: 0x5AC Channel 19 task endpoint

									gro																				
Α	RW	TEP							Ро	inte	r to	tas	k re	giste	r. A	cce	pts	only	y ad	dre	sse	s to	regi	ste	s fr	om	the	Tasl	(
ID																													
Rese	t 0x000	000000	0 (0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0 () 0
ID			A A	A A	Α	Α	А А	Α	Α	Α	Α	A	A A	A	Α	Α	Α	Α	Α	Α /	4 /	Д Д	. A	Α	Α	Α	Α	A A	A
Bit n	umber		31 3	0 29	28	27 2	26 25	24	23	22	21	20 1	19 1	8 17	16	15	14	13	12 :	L1 1	.0 9	9 8	7	6	5	4	3	2 1	. 0

group.

6.16.2.30 CHG[0]

Address offset: 0x800 Channel group 0

Bit nu	ımber			31	1 30	29	28	27 2	26 2	5 24	4 23	3 2	2 2:	1 20	0 19	9 18	3 17	16	15	14	13	12	11 :	10	9 8	3 7	ϵ	5	4	3	2	1	O
ID				f	е	d	С	b	a :	ΖY	X	V	/ V	/ U	Т	S	R	Q	Р	0	N	М	L	K	J	I H	(F	Ε	D	С	В	Δ
Reset	t 0x000	00000		0	0	0	0	0	0 (0 0	0	C	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	C	0	0	0	0	0	0
ID																																	I
Α	RW	СНО									In	clu	de	or e	excl	ude	ch	ann	el C)													
			Excluded	0							Ex	kclu	ıde																				
			Included	1							In	clu	de																				
В	RW	CH1									In	clu	de	or e	excl	ude	ch	ann	el 1														
			Excluded	0							E×	κclι	ıde																				
			Included	1							In	clu	de																				
С	RW	CH2									In	clu	de	or e	excl	ude	ch	ann	el 2														
			Excluded	0							Ex	kclu	ıde																				
			Included	1							In	clu	de																				
D	RW	CH3									In	clu	de	or e	excl	ude	ch	ann	el 3														
			Excluded	0							E×	κclι	ıde																				
			Included	1							In	clu	de																				
E	RW	CH4									In	clu	de	or e	excl	ude	ch	ann	el 4														
			Excluded	0							E×	κclι	ıde																				
			Included	1							In	clu	de																				
F	RW	CH5									In	clu	de	or e	excl	ude	ch	ann	el 5														
			Excluded	0							Ex	kclu	ıde																				
			Included	1							In	clu	de																				
G	RW	CH6									In	clu	de	or e	excl	ude	ch	ann	el 6														

4413_417 v1.11 518



D.,				24	20.20			26	25.			22.24	4 24	0.4	10.4	0			4			4.0	4.4	10	^	_	_		_		_	_	4	_
	ımber				30 29																													
ID				f —	e d	С	b	а	Z	Υ :	X۱	w v	/ U	J .	T 5	S	R	2	Ρ (0	N	M	L	K	J	1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0 0	0)	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	R/W	Field	Value ID	Valu	ıe						Des	cript	tion	1																				
			Excluded	0						E	Excl	ude																						
			Included	1								ude																						
Н	RW	CH7								I	nclu	ude (or e	exc	lud	e c	har	ne	17															
			Excluded	0						E	Excl	ude																						
			Included	1						I	nclu	ude																						
I	RW	CH8								I	nclu	ude (or e	exc	lud	e c	har	ne	8															
			Excluded	0						Е	Excl	ude																						
			Included	1								ude																						
J	RW	CH9								I	nclu	ude (or e	exc	lud	e c	har	ne	19															
			Excluded	0						E	Excl	ude																						
			Included	1						I	nclu	ude																						
K	RW	CH10								I	nclu	ude (or e	exc	lud	e c	har	ne	10															
			Excluded	0						Е	Excl	ude																						
			Included	1						I	nclu	ude																						
L	RW	CH11								I	nclu	ude (or e	exc	lud	e c	har	ne	11															
			Excluded	0						E	Excl	ude																						
			Included	1						I	nclu	ude																						
М	RW	CH12								I	nclı	ude (or e	exc	lud	e c	har	ne	12															
			Excluded	0						E	Excl	ude																						
			Included	1						I	nclu	ude																						
N	RW	CH13								I	nclu	ude (or e	exc	lud	e c	har	ne	13															
			Excluded	0						Е	Excl	ude																						
			Included	1								ude																						
0	RW	CH14										ude (exc	lud	e c	han	ne	14															
			Excluded	0								ude																						
			Included	1								ude																						
Р	RW	CH15										ude (exc	lud	e c	har	ne	15															
			Excluded	0								ude																						
			Included	1								ude																						
Q	RW	CH16										ude (exc	lud	e c	han	ne	16															
			Excluded	0								ude																						
			Included	1								ude																						
R	RW	CH17										ude (exc	lud	e c	har	ne	17															
			Excluded	0								ude																						
_			Included	1								ude																						
S	RW	CH18		•								ude (exc	lud	e c	har	ne	118															
			Excluded	0								ude																						
_	5111		Included	1								ude																						
T	RW	CH19		•								ude (exc	lud	e c	har	ne	19															
			Excluded	0								ude																						
			Included	1								ude																						
U	RW	CH20	Football d	•								ude (exc	iud	e c	nar	ne	120															
			Excluded	0								ude																						
.,	Dist	CU24	Included	1								ude			J				121															
V	RW	CH21	Fredrick 1	_								ude (exc	iud	e c	nar	ne	21															
			Excluded	0								ude																						
14.	Birr	CU22	Included	1								ude			1		L																	
W	RW	CH22	Forder 1	•								ude (exc	iud	e c	nar	ne	122															
			Excluded	0								ude																						
			Included	1						- 11	nclu	ude																						





Bit nu	ımber			31	30	29	28 2	27 2	26 2	25 2	4 2	23 2	2 2	21 20) 1	9 1	8 1	7 1	5 1	5 1	4 1	3 1:	2 1:	1 1	0 9) 8	3 7	6	5	4	3	2	1 (
ID				f	е	d	c l	b	a :	Z Y	()	X V	۷ ۱	V U	1	ΓS	F	R C) F) (1 (1 N	1 L	_ k	J		Н	G	F	Ε	D	С	ВА
Reset	0x000	00000		0	0	0	0	0	0	0 0) (0 () (0 0	(0) () (() () (0	0	0	0) (0	0	0	0	0	0	0 (
Χ	RW	CH23									lr	nclu	de	or e	exc	lude	e ch	nanı	nel	23													
			Excluded	0							Ε	xclu	ıde	2																			
			Included	1							lr	nclu	de																				
Υ	RW	CH24									Ir	nclu	de	or e	exc	lude	e ch	nanı	nel	24													
			Excluded	0							Ε	xclu	ıde	9																			
			Included	1							Ir	nclu	de																				
Z	RW	CH25									lr	nclu	de	or e	exc	lude	e ch	nanı	nel	25													
			Excluded	0							Ε	xclu	ıde	?																			
			Included	1							Ir	nclu	de																				
a	RW	CH26									Ir	nclu	de	or e	exc	lude	e ch	nanı	nel	26													
			Excluded	0							Ε	xclu	ıde	9																			
			Included	1							Ir	nclu	de																				
b	RW	CH27									lr	nclu	de	or e	exc	lude	e ch	nanı	nel	27													
			Excluded	0							Ε	xclu	ıde	2																			
			Included	1								nclu																					
С	RW	CH28												or e	exc	lude	e ch	nanı	nel	28													
			Excluded	0								xclu																					
			Included	1								nclu																					
d	RW	CH29												or e	exc	lude	e ch	nanı	nel	29													
			Excluded	0								xclu																					
	D) A /	CUDO	Included	1								nclu								20													
е	RW	CH30	5 1 1 1	•										or e	exc	luae	e cr	nanı	nei	30													
			Excluded	0								xclu																					
£	D\A'	CU21	Included	1								nclu				- لمينا			'	21													
f	RW	CH31	Fundand	_										or e	:XC	ıuae	e Ch	ıanı	ıel	31													
			Excluded	0								xclu																					
			Included	1							Ir	nclu	de																				

6.16.2.31 CHG[1]

Address offset: 0x804

Channel group 1

Bit nu	ımber				31	80 2	9 28	27	26	25 2	24	23 2	2 2	1 20	19	18	17 1	6 1	5 14	1 13	12	11	10	9	8	7	6 5	5 4	- 3	2	1 0
ID					f	e d	l c	b	а	Z	Υ	ΧV	N V	′ U	Т	S	R (Q F	0	N	М	L	K	J	I	Н	G F	E	D	С	ВА
Reset	0x000	00000			0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0 0
ID												Desc																			
Α	RW	CH0										Inclu	ude	or e	kclu	de c	han	nel	0												
			E	xcluded	0							Excl	ude																		
			Ir	ncluded	1							Inclu	ude																		
В	RW	CH1										Inclu	ude	or e	kclu	de c	han	nel	1												
			E	xcluded	0							Excl	ude																		
			Ir	ncluded	1							Inclu	ude																		
С	RW	CH2										Inclu	ıde	or e	kclu	de c	han	nel	2												
			E	xcluded	0							Excl	ude																		
			Ir	ncluded	1							Inclu	ıde																		
D	RW	CH3										Inclu	ude	or e	kclu	de c	han	nel	3												
			E	xcluded	0							Excl	ude																		
			Ir	ncluded	1							Inclu	ude																		





Rit nu	ımber			31 3	0 29	28	27 :	26.25	5 2	24 23	3 2	2 21	20	n	19	18	17	16	15	14	. 13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID					 e d																													A
	0x000	0000			0 0																													
ID		Field		Valu								ripti				_	•	_	Ŭ	Ů	_		Ů			Ů		Ŭ	ŭ	Ů	ŭ	Ů	Ů	
E	RW	CH4	value 15	varu								ıde o			cluc	אם ו	·ha	nna	اد	_														
_	11.00	CH	Excluded	0								ide d	,, ,		ciuc	<i>a</i> c (JIIG		-1-															
			Included	1								ıde																						
F	RW	CH5	meiaca	_								ide o	nr e	2	cluc	אם ו	·h2	nna	ء اد	:														
•	11.00	CHS	Excluded	0								ide d	,, ,		ciuc	,,,	JIIG		-1 -	,														
			Included	1								ıde																						
G	RW	CH6	meiaded	•								ide o	nr e	24	cluc	le (ha	nne	ا د															
J	11.00	CHO	Excluded	0								ide d	,, ,		ciuc	<i>a</i> c (JIIG			,														
			Included	1								ıde																						
Н	RW	CH7	meladea	-								ide o	nr e	2	cluc	אם ו	·h2	nna	- اد	,														
	11.00	CITY	Excluded	0								ide d	,, ,		ciuc	,,,	JIIG		-1 /															
			Included	1								ıde																						
ı	RW	CH8	iliciuded	1								ide o	er o	~v	cluc	۱۵،	ha	nn	<u>ما</u> د	,														
1	KVV	СПО	Excluded	0								ide d	ле	ex	ciuc	je (ılld	11116	21 6	•														
			Included	1								ıde																						
J	RW	CH9	incidded	1								ide o	or o	21/	cluc	40.4	ha	nn	ما ر <i>د</i>	1														
J	KVV	СПЭ	Excluded	0									ле	ex	ciuc	ie (ılld	11116	21 5	,														
												ıde																						
V	D\A/	CU10	Included	1								ıde			مارره	٠			al 1	0														
K	RW	CH10	Evaluded	0								ıde o	ле	ex	ciuc	je (ılld	HH	21.	LU														
			Excluded	0								nde																						
	DVA	CU111	Included	1								ıde			_1				-1 /	1														
L	RW	CH11	Forting and	0								ıde o	or e	ex	ciuc	ie (:na	nne	ei .	.1														
			Excluded	0								nde																						
М	RW	CH12	Included	1								ıde ıde o	er o	~v	cluc	40.	ha	nn	al 1	2														
IVI	KVV	CHIZ	Evaluded	0								ide d	ле	ex	ciuc	je (ılld	HH	21.	LZ														
			Excluded																															
N	RW	CH13	Included	1								ıde ıde o	or o	21/	cluc	40.4	ha	nn	al 1	2														
IN	NVV	CHIS	Excluded	0								ide d	ле	EX.	ciuc	ie (ııa	11116	21.	LO														
0	RW	CH14	Included	1								ıde ıde o	er o	~v	cluc	40.	ha	nn	al 1	4														
U	NVV	CH14	Excluded	0									ле	EX.	ciuc	ie (ııa	11116	21.	.4														
												ıde																						
Р	D\A/	CH15	Included	1								ide o		-	مارره	۱.,	ha		al 1															
Ρ	RW	CHIS	Eveluded	0								ide d	ле	ex	ciuc	ie (ılld	11116	21.	15														
			Excluded																															
Q	D\A/	CH16	Included	1								ıde ıde o	er o	~v	cluc	40.	ha	nn	al 1	-														
ų	NVV	CHIO	Evaluded	0								ide d	ле	EX.	ciuc	ie (ııa	11116	21.	.0														
			Excluded	0																														
В	D\A/	CU17	Included	1								ıde		-	مارره	٠. ١	ha		al 1	7														
R	RW	CH17	Forting and	0								ıde o	or e	ex	ciuc	ie (:na	nne	ei .	. /														
			Excluded	0								ıde																						
c	DVA	CU10	Included	1								ıde		٠	cl.	10	- h	n	, I -	0														
S	RW	CH18	Eveluded	0								ıde o	ле	۲X	LIUC	ie (ına	ııΠθ	21]	LŌ														
			Excluded	0								ude																						
т	DVA	CU10	Included	1								ıde		•	alı :	J -	.h -		al 1	0														
T	RW	CH19	Fuelud - d	0								ıde o	or e	۲X	ciuc	ie (ııa	nne	el 1	IJ														
			Excluded	0								nde																						
	D.C.	CU20	Included	1								ıde																						
U	RW	CH20	5 1 1 1	•								ıde o	or e	ex	cluc	ae (cha	nne	el 2	20														
			Excluded	0						Ex	κclι	ıde																						



Bit nu	ımber			31	30	29	28	27 2	26 2	25 24	1 23	22	21	20 1	9 1	8 1	7 16	5 15	5 14	13	12	11	10	9	8 7	7 (6 5	5 4	- 3	2	1	0
ID				f	е	d	С	b	а	Z Y	Χ	W	٧	U .	T S	F	Q	P	0	N	М	L	K	J	I F	1 (G F	= E	D	С	В	Α
Reset	0x000	00000		0	0	0	0	0	0	0 0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0 () (0 (0	0	0	0	0
ID																																
			Included	1							Inc	lud	e																			
V	RW	CH21									Inc	lud	e or	exc	lude	e ch	anr	iel :	21													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
W	RW	CH22									Inc	lud	e or	exc	lude	e ch	anr	nel :	22													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
Х	RW	CH23									Inc	lud	e or	exc	lude	e ch	anr	iel :	23													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	е																			
Υ	RW	CH24									Inc	lud	e or	exc	lude	e ch	anr	iel :	24													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
Z	RW	CH25									Inc	lud	e or	exc	lude	e ch	anr	iel :	25													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
а	RW	CH26									Inc	lud	e or	exc	lude	e ch	anr	iel :	26													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
b	RW	CH27									Inc	lud	e or	exc	lude	e ch	anr	iel :	27													
			Excluded	0							Exc	lud	le																			
			Included	1							Inc	lud	e																			
С	RW	CH28											e or	exc	lude	e ch	anr	iel :	28													
			Excluded	0							Exc																					
			Included	1							Inc																					
d	RW	CH29									Inc	lud	e or	exc	lude	e ch	anr	iel :	29													
			Excluded	0							Exc																					
			Included	1							Inc	lud	e																			
е	RW	CH30											e or	exc	lude	e ch	anr	iel :	30													
			Excluded	0							Exc																					
			Included	1							Inc																					
f	RW	CH31									Inc	lud	e or	exc	lude	e ch	anr	iel :	31													
			Excluded	0							Exc																					
			Included	1							Inc	lud	е																			

6.16.2.32 CHG[2]

Address offset: 0x808 Channel group 2

Bit nu	mber			31	30	29	28	27	26	25	24	23	22 :	21	20 1	19 1	18 1	7 1	6 1	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3 2	1	0
ID				f	e	d	С	b	а	Z	Υ	Χ	W	٧	U .	Т	S F	RC	Q F	C	N	М	L	K	J	L	Н	G	F	Е	0 0	В	Α
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																																	
Α	RW	СНО										Inc	lude	e or	exc	lud	le cl	nan	nel	0													
			Excluded	0								Exc	lud	е																			
			Included	1								Inc	lude	9																			
В	RW	CH1										Inc	lude	e or	exc	lud	le cl	nan	nel	1													
			Excluded	0								Exc	lud	e																			





Bit nu	ımber			31 3	0 29 :	28 2	27 2	6 25	24	1 23 1	22 21	20	19	18	17 :	16	15	14 :	13 1	.2 1	11 1	10 9	9	8 7	7	6	5	4	3	2	1 (
ID											w v																				
	0x000	0000									0 0																				
ID		Field	Value ID	Valu							cription		Ů	Ü		•	•						_						•		
וט	11/ VV	i lelu	Included	1	=	•	•	•	۰	Incl		UII	•	•	•	۰	۰	•	•	۰	۰	•	۰	•	۰	۰	۰	۰	۰	۰	•
С	RW	CH2	ilicidded	1							ude ude o	ro	velu	do	har	nno	12														
C	IXVV	CHZ	Excluded	0							ude o lude	11 6	ACIU	ue	Jilai	1116	1 2														
			Included	1						Incl																					
D	RW	CH3	iliciadea	_							ude ude o	r o	velu	do	har	nno	12														
U	NVV	СПЗ	Excluded	0							uue o lude	n e	xciu	ue	JIIdi	iiie	13														
			Included	1						Incl																					
E	RW	CH4	included	•							ude o	ro	velu	do	har	nno	11														
L	IXVV	CH4	Excluded	0							ude o lude	11 6	ACIU	ue	Jilai	1116	. 4														
			Included	1						Incl																					
F	RW	CH5	iliciadea	_							ude ude o	r o	velu	do	har	nno	15														
г	NVV	СПЭ	Excluded	0							uue o lude	n e	xciu	ue	JIIdi	iiie	13														
			Included	1						Incl																					
G	RW	CH6	iliciadea	1							ude ude o	ro	velu	do	har	nno	16														
G	NVV	СПО	Excluded	0							uue o lude	n e	xciu	ue	JIIdi	me	10														
			Included	1						Incl																					
Н	RW	CUZ	iliciudeu	_							ude ude o		valu	do.			17														
П	KVV	CH7	Evaludad	0							ude o lude	ir e	xciu	ue	lidi	me	1 /														
			Excluded																												
	D\A/	CHO	Included	1						Incl			valu	مام			10														
I	RW	CH8	Evaludad	0							ude o	ir e	xciu	ae (nar	ıne	18														
			Excluded	0							lude																				
J	D\A/	CHO	Included	1						Incl	ude ude o		valu	do.	-b		10														
J	RW	CH9	Excluded	0							ude o lude	ir e	xciu	ue	lidi	me	19														
			Included	1						Incl																					
K	RW	CH10	inciuded	1							ude ude o		valu	مام			111	,													
K	KVV	CHIO	Excluded	0							ude o lude	ir e	xciu	ue	lidi	me	1 1(,													
			Included	1						Incl																					
L	RW	CH11	incidded								ude ude o	r o	velu	do	har	nno	111	1													
_	NVV	CHII	Evaludad	0								n e	xciu	ue	JIIdi	iiie	11.	L													
			Excluded Included	1						Incl	lude																				
М	RW	CH12	iliciadea	1							ude ude o	ro	velu	do	har	nno	l 11	,													
IVI	IXVV	CITIZ	Excluded	0							ude 0 lude	11 6	ACIU	ue	Jilai	1116	1 14	_													
			Included	1						Incl																					
N	RW	CH13	meraded	•							ude o	ır o	vclu	do i	har	nna	11:	2													
	11.00	CHIS	Excluded	0							ude o lude	1 6	ACIU	uc i	Jiiai		. 1.	,													
			Included	1						Incl																					
0	RW	CH14	meraded	-							ude o	ır e	vclu	de i	har	ne	l 14	1													
Ü		CHIT	Excluded	0							ude o lude		лсти	uc .																	
			Included	1						Incl																					
Р	RW	CH15	meraded	-							ude o	ır e	vclu	de i	har	ne	111	5													
	1.00	5.115	Excluded	0							ude 0 lude		cru	uc 1	Jiiui		. 1.														
			Included	1						Incl																					
Q	RW	CH16		-							ude ude o	ır e	xclii	de i	har	ne	14	5													
٩		51110	Excluded	0							uue o lude		IU	uc 1		e	. 10	-													
			Included	1						Incl																					
R	RW	CH17		-							ude ude o	ır e	ארויי	de .	har	าทค	1	7													
11	IVVV	CHIT	Excluded	0							ude o lude	i e	nciu	uc I	. i i a î	е	. 1														
			Included	1						Incl																					
S	RW	CH18	meiuueu	1							ude ude o	ro	vcl.	do	-ha-	nno	14	2													
J	IV AA	CIIIO								IIICI	uue 0	1 6	aciu	ut (uidí	e	. 13	ر													





Bit nu	ımber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f edcba	ZYXWVUTSRQPONMLKJIHGFEDCBA
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
			Excluded	0	Exclude
			Included	1	Include
T	RW	CH19			Include or exclude channel 19
			Excluded	0	Exclude
			Included	1	Include
U	RW	CH20			Include or exclude channel 20
			Excluded	0	Exclude
			Included	1	Include
V	RW	CH21			Include or exclude channel 21
			Excluded	0	Exclude
			Included	1	Include
W	RW	CH22			Include or exclude channel 22
			Excluded	0	Exclude
			Included	1	Include
Χ	RW	CH23			Include or exclude channel 23
			Excluded	0	Exclude
			Included	1	Include
Υ	RW	CH24			Include or exclude channel 24
			Excluded	0	Exclude
_		0.105	Included	1	Include
Z	RW	CH25		_	Include or exclude channel 25
			Excluded	0	Exclude
	D\A/	CHAC	Included	1	Include
a	RW	CH26	5 1 1 1	•	Include or exclude channel 26
			Excluded	0	Exclude
	D14/	CUOZ	Included	1	Include
b	RW	CH27	Fredrick	0	Include or exclude channel 27
			Excluded	0	Exclude
	D\A/	CU20	Included	1	Include
С	KVV	CH28	Excluded	0	Include or exclude channel 28
				1	Exclude Include
ų	D\A/	CU20	Included	1	
d	RW	CH29	Excluded	0	Include or exclude channel 29 Exclude
			Included	1	Include
e	R\\/	CH30	iliciadea	1	Include or exclude channel 30
	11.00	C1130	Excluded	0	Exclude
			Included	1	Include
f	RW	CH31	melauea	•	Include Include or exclude channel 31
	IVV	CHIST	Excluded	0	Exclude
			Included	1	Include
			melaaca	•	

6.16.2.33 CHG[3]

Address offset: 0x80C

Channel group 3



Bit nı	umber			31 3	0 29	28 :	27 2	6 25	2	4 23	22	2 21	20	0	19	18	17	16	15	5 14	13	12	11	. 10	9	8	7	6	5	4	3	2	. 1	. 0
ID				fε	e d	С	b a	a Z	Υ	/ X	W	/ V	U	J	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F	Е	D	C	: E	3 A
Rese	t 0x000	00000		0 0																														0 (
ID			Value ID																															
Α	RW	CH0										de o			clud	de	cha	nn	el ()														
			Excluded	0						Ex																								
			Included	1						Inc																								
В	RW	CH1										de o	ır e	ex	clud	de i	cha	nn	el 1	ı														
			Excluded	0								de																						
			Included	1						Inc																								
С	RW	CH2		_								de o	ır e	ex	clud	de	cha	nn	el 2	2														
-			Excluded	0						Ex										_														
			Included	1						Inc																								
D	RW	СНЗ	meiadea	-								de o	ır e	אב	cluc	de i	rha	nn	ല :	2														
0	11.00	CHS	Excluded	0						Ex			, (٠.٨	ciuc				C1 -	,														
			Included	1						Inc																								
E	RW	CH4	iliciadea	1								ue de o		~	clue	40	cha	nn	ol /	,														
_	NVV	CH4	Evaluded	0									11 6	EX.	ciuc	Je i	LIId	111111	e1 -	•														
			Excluded							Ex																								
_	DVA	CUE	Included	1						Ind					_1				-15															
F	RW	CH5	5 1 1 1	•								de o	r e	ex	ciuc	e e	cna	ınn	ers	•														
			Excluded	0						Ex																								
			Included	1						Ind										_														
G	RW	CH6										de o	re	ex	clud	de	cha	nn	el 6	5														
			Excluded	0						Ex																								
			Included	1						Inc																								
Н	RW	CH7										de o	re	ex	clud	de	cha	nn	el 7	7														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
I	RW	CH8								Ind	clu	de o	re	ex	clud	de	cha	nn	el 8	3														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
J	RW	CH9								Ind	clu	de o	re	ex	clud	de	cha	nn	el 9	9														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
K	RW	CH10								Ind	clu	de o	re	ex	clud	de	cha	nn	el 1	LO														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
L	RW	CH11								Ind	clu	de o	r e	ex	clud	de	cha	nn	el 1	L1														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
М	RW	CH12								Ind	clu	de o	r e	ex	clud	de	cha	nn	el 1	L2														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
N	RW	CH13								Inc	clu	de o	r e	ex	clud	de	cha	nn	el 1	L3														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
0	RW	CH14								Ind	clu	de o	re	ex	clud	de	cha	nn	el 1	L4														
			Excluded	0						Ex	clu	de																						
			Included	1						Ind	clu	de																						
Р	RW	CH15								Inc	clu	de o	r e	ex	clud	de	cha	nn	el 1	15														
			Excluded	0						Ex	clu	de																						
			Included	1						Inc	clu	de																						
Q	RW	CH16								Inc	clu	de o	r e	ex	clud	de	cha	nn	el 1	16														
			Excluded	0								de																						



	ımber									23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				f —	e d	d c	b	a Z	Y	X W V U T S R Q P O N M L K J I H G F E D C B A
Reset	t 0x000	00000		0	0 (0	0	0 0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Val	ue					Description
			Included	1						Include
R	RW	CH17								Include or exclude channel 17
			Excluded	0						Exclude
			Included	1						Include
S	RW	CH18								Include or exclude channel 18
			Excluded	0						Exclude
			Included	1						Include
Т	RW	CH19								Include or exclude channel 19
			Excluded	0						Exclude
			Included	1						Include
U	RW	CH20								Include or exclude channel 20
			Excluded	0						Exclude
			Included	1						Include
V	RW	CH21								Include or exclude channel 21
			Excluded	0						Exclude
			Included	1						Include
W	RW	CH22								Include or exclude channel 22
			Excluded	0						Exclude
			Included	1						Include
Χ	RW	CH23								Include or exclude channel 23
			Excluded	0						Exclude
			Included	1						Include
Υ	RW	CH24								Include or exclude channel 24
			Excluded	0						Exclude
			Included	1						Include
Z	RW	CH25								Include or exclude channel 25
			Excluded	0						Exclude
			Included	1						Include
а	RW	CH26								Include or exclude channel 26
			Excluded	0						Exclude
			Included	1						Include
b	RW	CH27								Include or exclude channel 27
			Excluded	0						Exclude
			Included	1						Include
С	RW	CH28								Include or exclude channel 28
			Excluded	0						Exclude
			Included	1						Include
d	RW	CH29								Include or exclude channel 29
			Excluded	0						Exclude
			Included	1						Include
е	RW	CH30								Include or exclude channel 30
			Excluded	0						Exclude
			Included	1						Include
f	RW	CH31								Include or exclude channel 31
			Excluded	0						Exclude
			Included	1						Include

6.16.2.34 CHG[4]

Address offset: 0x810



Channel group 4

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				fedcbaZY	'XWVUTSRQPONMLKJIHGFEDCBA
Reset	t 0x000	00000		0 0 0 0 0 0 0	000000000000000000000000000000000000000
ID					Description
Α	RW	CH0			Include or exclude channel 0
			Excluded	0	Exclude
			Included	1	Include
В	RW	CH1			Include or exclude channel 1
			Excluded	0	Exclude
			Included	1	Include
С	RW	CH2			Include or exclude channel 2
			Excluded	0	Exclude
			Included	1	Include
D	RW	СНЗ			Include or exclude channel 3
			Excluded	0	Exclude
			Included	1	Include
E	RW	CH4			Include or exclude channel 4
			Excluded	0	Exclude
			Included	1	Include
F	RW	CH5			Include or exclude channel 5
			Excluded	0	Exclude
			Included	1	Include
G	RW	СН6			Include or exclude channel 6
			Excluded	0	Exclude
			Included	1	Include
Н	RW	CH7			Include or exclude channel 7
			Excluded	0	Exclude
			Included	1	Include
ı	RW	CH8			Include or exclude channel 8
			Excluded	0	Exclude
			Included	1	Include
J	RW	CH9			Include or exclude channel 9
			Excluded	0	Exclude
			Included	1	Include
K	RW	CH10			Include or exclude channel 10
			Excluded	0	Exclude
			Included	1	Include
L	RW	CH11			Include or exclude channel 11
			Excluded	0	Exclude
			Included	1	Include
М	RW	CH12			Include or exclude channel 12
			Excluded	0	Exclude
			Included	1	Include
N	RW	CH13			Include or exclude channel 13
			Excluded	0	Exclude
			Included	1	Include
0	RW	CH14			Include or exclude channel 14
			Excluded	0	Exclude
			Included	1	Include
Р	RW	CH15			Include or exclude channel 15
			Excluded	0	Exclude
			Included	1	Include



Bit n	umber			31 :	30 29	28	3 27	26	25	24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				f	e d	С	b	а	Z	Υ	X W V U T S R Q P O N M L K J I H G F E D C B
Rese	t 0x000	00000		0	0 0	0	0	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Q	RW	CH16				_				_	Include or exclude channel 16
			Excluded	0							Exclude
			Included	1							Include
R	RW	CH17									Include or exclude channel 17
			Excluded	0							Exclude
			Included	1							Include
S	RW	CH18									Include or exclude channel 18
			Excluded	0							Exclude
			Included	1							Include
Т	RW	CH19									Include or exclude channel 19
			Excluded	0							Exclude
			Included	1							Include
U	RW	CH20									Include or exclude channel 20
			Excluded	0							Exclude
			Included	1							Include
V	RW	CH21									Include or exclude channel 21
			Excluded	0							Exclude
			Included	1							Include
W	RW	CH22									Include or exclude channel 22
			Excluded	0							Exclude
.,	5111	01100	Included	1							Include
Х	RW	CH23	5 1 1 1	•							Include or exclude channel 23
			Excluded	0							Exclude
Υ	RW	CH24	Included	1							Include Include or exclude channel 24
ī	NVV	СП24	Excluded	0							Exclude Exclude
			Included	1							Include
Z	RW	CH25	melaucu	•							Include or exclude channel 25
_			Excluded	0							Exclude
			Included	1							Include
a	RW	CH26									Include or exclude channel 26
			Excluded	0							Exclude
			Included	1							Include
b	RW	CH27									Include or exclude channel 27
			Excluded	0							Exclude
			Included	1							Include
С	RW	CH28									Include or exclude channel 28
			Excluded	0							Exclude
			Included	1							Include
d	RW	CH29									Include or exclude channel 29
			Excluded	0							Exclude
			Included	1							Include
е	RW	CH30									Include or exclude channel 30
			Excluded	0							Exclude
			Included	1							Include
f	RW	CH31									Include or exclude channel 31
			Excluded	0							Exclude
			Included	1							Include





6.16.2.35 CHG[5]

Address offset: 0x814

Channel group 5


Bit nu	umber			31	30	29 2	28 2	27 2	26 25	24	4 23	3 2	2 21	1 2	0	19 1	18	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 ()
ID									a Z																										
	t 0x000	00000							0 0																										
ID		Field		Val									ripti				•			Ů	Ů	Ů		Ů		•		•		Ů					
A	RW	CH0	value 15	Vai	iuc								de d			clud	le (har	nne	۱ O															
,,		CITO	Excluded	0									ıde	0, (CA.	ciuu		uı		0															
			Included	1									de																						
В	RW	CH1	o.uucu	-									de d	or e	ex	clud	le d	char	nne	el 1															
			Excluded	0									ıde																						
			Included	1									de																						
С	RW	CH2											de d	or e	ex	clud	le d	har	nne	el 2															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Inc	clu	de																						
D	RW	СНЗ									Ind	clu	de d	or e	ex	clud	le d	char	nne	el 3															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Ind	clu	de																						
E	RW	CH4									Ind	clu	de d	or e	ex	clud	le d	har	nne	el 4															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Ind	clu	de																						
F	RW	CH5									Ind	clu	de d	or e	ex	clud	le d	char	nne	el 5															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Ind	clu	de																						
G	RW	CH6									Ind	clu	de d	or e	ex	clud	le d	char	nne	el 6															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Ind	clu	de																						
Н	RW	CH7									Ind	clu	de d	or e	ex	clud	le d	char	nne	el 7															
			Excluded	0							Ex	clu	ıde																						
			Included	1							Ind	clu	de																						
1	RW	CH8									Ind	clu	de d	or e	ex	clud	le d	char	nne	el 8															
			Excluded	0							Ex	clu	ıde																						
			Included	1									de																						
J	RW	CH9											de d	or e	ex	clud	le (char	nne	9 1															
			Excluded	0									ıde																						
			Included	1									de																						
K	RW	CH10											de d	or e	ex	clud	le (char	nne	el 1	0														
			Excluded	0									ıde																						
	DVA	CHAA	Included	1									de			_1				.1.4	1														
L	RW	CH11	Eveluded	0									ide d ide	or e	ex	ciua	ie (cnar	nne	31 T	1														
			Excluded Included	1									de																						
М	RW	CH12	iliciadea	1									de d	or d	~v/	clud	10.	-hai	anc	.1 1	2														
IVI	NVV	CHIZ	Excluded	0									ide (UI 6	EXI	ciuu	ie (JIIdi	IIIIe	:I I	2														
			Included	1									de																						
N	RW	CH13		_									de d	or 4	ρy	clud	le (hai	nne	1 إد	3														
		5.113	Excluded	0									ıde (J. (۰۸۱	-iuu	٠	ulul		1	,														
			Included	1									de																						
0	RW	CH14											de d	or e	ex	clud	le (char	nne	el 1	4														
-			Excluded	0									ıde				- `			_															
				-							-^																								



Bit nu	ımber			31 30	0 29 2	28 27	26 25	5 24	23 2	22 21	20	19 1	18 1	7 1	6 1	5 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID				f e	e d	c b	a Z	Y	ΧV	W V	U	Т :	S	R C) I	P C	N	М	L	K	J	1	Н	G	F	Ε	D	C I	ВА
Reset	0x000	00000		0 0	0	0 0	0 0	0	0	0 0	0	0 (0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID	R/W	Field	Value ID	Value	9				Des	criptic	on																		
			Included	1					Incl	ude																			
Р	RW	CH15							Incl	ude or	r ex	clud	e c	han	nel	15													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
Q	RW	CH16							Incl	ude or	r ex	clud	e c	han	nel	16													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
R	RW	CH17								ude or	r ex	clud	e c	han	nel	17													
			Excluded	0					Excl																				
			Included	1					Incl																				
S	RW	CH18								ude or	r ex	clud	e c	han	nel	18													
			Excluded	0					Excl																				
			Included	1					Incl																				
Т	RW	CH19		_						ude or	r ex	clud	e c	han	nel	19													
			Excluded	0						ude																			
			Included	1					Incl																				
U	RW	CH20		_						ude or	r ex	clud	e c	han	nel	20													
			Excluded	0					Excl																				
		01104	Included	1					Incl																				
V	RW	CH21		•						ude or	r ex	clud	e c	hanı	nel	21													
			Excluded	0					Excl																				
14/	D)A/	CU22	Included	1					Incl						1	22													
W	RW	CH22	Excluded	0					Excl	ude or	rex	ciua	e c	nani	nei	22													
			Included	1					Incl																				
Χ	RW	CH23	included	1						ude ude or	r ov	clud	۵.	hani	ام	23													
^	IVVV	CHZS	Excluded	0					Excl			ciuu		IIaIII	iici	23													
			Included	1					Incl																				
Υ	RW	CH24	meiadea	-						ude or	r ev	clud	e c	hani	nel	24													
•		C.1.2 .	Excluded	0						ude o.		.0.00																	
			Included	1					Incl																				
Z	RW	CH25								ude or	r ex	clud	e c	hanı	nel	25													
			Excluded	0					Excl																				
			Included	1					Incl																				
а	RW	CH26							Incl	ude or	r ex	clud	e c	hani	nel	26													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
b	RW	CH27							Incl	ude or	r ex	clud	e c	han	nel	27													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
С	RW	CH28							Incl	ude or	r ex	clud	e c	han	nel	28													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
d	RW	CH29							Incl	ude or	r ex	clud	e c	han	nel	29													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
е	RW	CH30							Incl	ude or	r ex	clud	e c	han	nel	30													
			Excluded	0					Excl	ude																			
			Included	1					Incl	ude																			
f	RW	CH31							Incl	ude or	r ex	clud	e c	han	nel	31													








6.16.2.36 FORK[0]

Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.36.1 FORK[0].TEP

Address offset: 0x910
Channel 0 task endpoint




6.16.2.37 FORK[1]

Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.37.1 FORK[1].TEP

Address offset: 0x914
Channel 1 task endpoint



6.16.2.38 FORK[2]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.38.1 FORK[2].TEP

Address offset: 0x918 Channel 2 task endpoint





6.16.2.39 FORK[3]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.39.1 FORK[3].TEP

Address offset: 0x91C

Channel 3 task endpoint



6.16.2.40 FORK[4]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.40.1 FORK[4].TEP

Address offset: 0x920

Channel 4 task endpoint



6.16.2.41 FORK[5]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.41.1 FORK[5].TEP

Address offset: 0x924

Channel 5 task endpoint





6.16.2.42 FORK[6]

Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.42.1 FORK[6].TEP

Address offset: 0x928
Channel 6 task endpoint


6.16.2.43 FORK[7]

Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.43.1 FORK[7].TEP

Address offset: 0x92C Channel 7 task endpoint



6.16.2.44 FORK[8]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.44.1 FORK[8].TEP

Address offset: 0x930

Channel 8 task endpoint





6.16.2.45 FORK[9]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.45.1 FORK[9].TEP

Address offset: 0x934

Channel 9 task endpoint



6.16.2.46 FORK[10]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.46.1 FORK[10].TEP

Address offset: 0x938

Channel 10 task endpoint



6.16.2.47 FORK[11]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.47.1 FORK[11].TEP

Address offset: 0x93C

Channel 11 task endpoint





6.16.2.48 FORK[12]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.48.1 FORK[12].TEP

Address offset: 0x940

Channel 12 task endpoint



6.16.2.49 FORK[13]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.49.1 FORK[13].TEP

Address offset: 0x944

Channel 13 task endpoint



6.16.2.50 FORK[14]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.50.1 FORK[14].TEP

Address offset: 0x948

Channel 14 task endpoint





6.16.2.51 FORK[15]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.51.1 FORK[15].TEP

Address offset: 0x94C

Channel 15 task endpoint



6.16.2.52 FORK[16]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.52.1 FORK[16].TEP

Address offset: 0x950

Channel 16 task endpoint



6.16.2.53 FORK[17]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.53.1 FORK[17].TEP

Address offset: 0x954

Channel 17 task endpoint





6.16.2.54 FORK[18]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.54.1 FORK[18].TEP

Address offset: 0x958

Channel 18 task endpoint



6.16.2.55 FORK[19]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.55.1 FORK[19].TEP

Address offset: 0x95C

Channel 19 task endpoint



6.16.2.56 FORK[20]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.56.1 FORK[20].TEP

Address offset: 0x960

Channel 20 task endpoint





6.16.2.57 FORK[21]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.57.1 FORK[21].TEP

Address offset: 0x964

Channel 21 task endpoint



6.16.2.58 FORK[22]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.58.1 FORK[22].TEP

Address offset: 0x968

Channel 22 task endpoint



6.16.2.59 FORK[23]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.59.1 FORK[23].TEP

Address offset: 0x96C

Channel 23 task endpoint





6.16.2.60 FORK[24]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.60.1 FORK[24].TEP

Address offset: 0x970

Channel 24 task endpoint



6.16.2.61 FORK[25]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.61.1 FORK[25].TEP

Address offset: 0x974

Channel 25 task endpoint



6.16.2.62 FORK[26]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.62.1 FORK[26].TEP

Address offset: 0x978

Channel 26 task endpoint





6.16.2.63 FORK[27]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.63.1 FORK[27].TEP

Address offset: 0x97C

Channel 27 task endpoint



6.16.2.64 FORK[28]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.64.1 FORK[28].TEP

Address offset: 0x980

Channel 28 task endpoint



6.16.2.65 FORK[29]

Fork


This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.65.1 FORK[29].TEP

Address offset: 0x984

Channel 29 task endpoint





6.16.2.66 FORK[30]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.66.1 FORK[30].TEP

Address offset: 0x988

Channel 30 task endpoint



6.16.2.67 FORK[31]


Fork

This fork provides a second set of task endpoints for each of the channels in the PPI.

6.16.2.67.1 FORK[31].TEP

Address offset: 0x98C

Channel 31 task endpoint



6.17 PWM — Pulse width modulation

The pulse with modulation (PWM) module enables the generation of pulse width modulated signals on GPIO. The module implements an up or up-and-down counter with four PWM channels that drive assigned GPIOs.

The following are the main features of a PWM module:

- Programmable PWM frequency
- Up to four PWM channels with individual polarity and duty cycle values
- Edge or center-aligned pulses across PWM channels
- Multiple duty cycle arrays (sequences) defined in RAM
- Autonomous and glitch-free update of duty cycle values directly from memory through EasyDMA (no CPU involvement)



- Change of polarity, duty cycle, and base frequency possibly on every PWM period
- RAM sequences can be repeated or connected into loops




Figure 80: PWM module

6.17.1 Wave counter

The wave counter is responsible for generating the pulses at a duty cycle that depends on the compare values, and at a frequency that depends on COUNTERTOP.

There is one common 15-bit counter with four compare channels. Thus, all four channels will share the same period (PWM frequency), but can have individual duty cycle and polarity. The polarity is set by the most significant bit (MSb) of the 16-bit value read from RAM (see figure Decoder memory access modes on page 545). When the MSb is '1' the channel is configured as FallingEdge polarity, OUT[n] starts high to become low during the given PWM cycle, whereas the inverse occurs when configured for RisingEdge polarity. Whether the counter counts up, or up and down, is controlled by the MODE register.

The timer top value is controlled by the COUNTERTOP register. This register value, in conjunction with the selected PRESCALER of the PWM_CLK, will result in a given PWM period. A COUNTERTOP value smaller than the compare setting will result in a state where no PWM edges are generated. OUT[n] is held high, given that the polarity is set to FallingEdge. All compare registers are internal and can only be configured through decoder presented later. COUNTERTOP can be safely written at any time.

Sampling follows the START task. If DECODER.LOAD=WaveForm, the register value is ignored and taken from RAM instead (see section Decoder with EasyDMA on page 545 for more details). If DECODER.LOAD is anything else than the WaveForm, it is sampled following a STARTSEQ[n] task and when loading a new value from RAM during a sequence playback.

The following figure shows the counter operating in up mode (MODE=PWM_MODE_Up), with two PWM channels with the same frequency but different duty cycle:






Figure 81: PWM counter in up mode example - RisingEdge polarity

The counter is automatically reset to zero when COUNTERTOP is reached and OUT[n] will invert. OUT[n] is held low if the compare value is 0 and held high if set to COUNTERTOP, given that the polarity is set to FallingEdge. Counter running in up mode results in pulse widths that are edge-aligned. The following is the code for the counter in up mode example:

```
uint16 t pwm seq[4] = {PWM CH0 DUTY, PWM CH1 DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF_PWM0->PSEL.OUT[0] = (first_pin << PWM_PSEL_OUT_PIN_Pos) |</pre>
                      (PWM PSEL OUT CONNECT Connected <<
                                             PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                      (PWM PSEL OUT CONNECT Connected <<
                                             PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE
                   = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF PWM0->MODE
                    = (PWM MODE UPDOWN Up << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                             PWM_PRESCALER_PRESCALER_Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos) |
                    (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(pwm_seq) << PWM_SEQ_PTR_PTR_Pos);
PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

When the counter is running in up mode, the following formula can be used to compute the PWM period and the step size:

```
PWM period: T_{PWM}(Up) = T_{PWM}CLK * COUNTERTOP
```

Step width/Resolution: $T_{\text{steps}} = T_{\text{PWM CLK}}$



The following figure shows the counter operating in up-and-down mode (MODE=PWM_MODE_UpAndDown), with two PWM channels with the same frequency but different duty cycle and output polarity:




Figure 82: PWM counter in up-and-down mode example

The counter starts decrementing to zero when COUNTERTOP is reached and will invert the OUT[n] when compare value is hit for the second time. This results in a set of pulses that are center-aligned. The following is the code for the counter in up-and-down mode example:

```
uint16 t pwm seq[4] = {PWM CHO DUTY, PWM CH1 DUTY, PWM CH2 DUTY, PWM CH3 DUTY};
NRF_PWM0->PSEL.OUT[0] = (first_pin << PWM_PSEL_OUT_PIN_Pos) |</pre>
                      (PWM PSEL OUT CONNECT Connected <<
                                             PWM PSEL OUT CONNECT Pos);
NRF PWM0->PSEL.OUT[1] = (second pin << PWM PSEL OUT PIN Pos) |
                      (PWM PSEL OUT CONNECT Connected <<
                                             PWM_PSEL_OUT_CONNECT_Pos);
NRF PWM0->ENABLE
                   = (PWM ENABLE ENABLE Enabled << PWM ENABLE ENABLE Pos);
NRF PWM0->MODE = (PWM MODE UPDOWN UpAndDown << PWM MODE UPDOWN Pos);
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                             PWM PRESCALER PRESCALER Pos);
NRF PWM0->COUNTERTOP = (16000 << PWM COUNTERTOP COUNTERTOP Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF PWM0->DECODER = (PWM DECODER LOAD Individual << PWM DECODER LOAD Pos) |
                    (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t)(pwm seq) << PWM SEQ PTR PTR Pos);
PWM_SEQ_CNT_CNT_Pos);
NRF PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

When the counter is running in up-and-down mode, the following formula can be used to compute the PWM period and the step size:


```
\begin{split} &T_{\text{PWM (Up And Down)}} &= &T_{\text{PWM\_CLK}} \ * \ 2 \ * \ \text{COUNTERTOP} \\ &\text{Step width/Resolution:} &T_{\text{steps}} &= &T_{\text{PWM\_CLK}} \ * \ 2 \end{split}
```



6.17.2 Decoder with EasyDMA

The decoder uses EasyDMA to take PWM parameters stored in RAM and update the internal compare registers of the wave counter, based on the mode of operation.

PWM parameters are organized into a sequence containing at least one half word (16 bit). Its most significant bit[15] denotes the polarity of the OUT[n] while bit[14:0] is the 15-bit compare value.



The DECODER register controls how the RAM content is interpreted and loaded into the internal compare registers. The LOAD field controls if the RAM values are loaded to all compare channels, or to update a group or all channels with individual values. The following figure illustrates how parameters stored in RAM are organized and routed to various compare channels in different modes:




Figure 83: Decoder memory access modes

A special mode of operation is available when DECODER.LOAD is set to WaveForm. In this mode, up to three PWM channels can be enabled - OUT[0] to OUT[2]. In RAM, four values are loaded at a time: the first, second and third location are used to load the values, and the fourth RAM location is used to load the COUNTERTOP register. This way one can have up to three PWM channels with a frequency base that changes on a per PWM period basis. This mode of operation is useful for arbitrary wave form generation in applications, such as LED lighting.



The register SEQ[n].REFRESH=N (one per sequence n=0 or 1) will instruct a new RAM stored pulse width value on every (N+1)th PWM period. Setting the register to zero will result in a new duty cycle update every PWM period, as long as the minimum PWM period is observed.

Note that registers SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored when DECODER.MODE=NextStep. The next value is loaded upon every received NEXTSTEP task.

SEQ[n].PTR is the pointer used to fetch COMPARE values from RAM. If the SEQ[n].PTR is not pointing to a RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions. After the SEQ[n].PTR is set to the desired RAM location, the SEQ[n].CNT register must be set to number of 16-bit half words in the sequence. It is important to observe that the Grouped mode requires one half word per group, while the Single mode requires one half word per channel, thus increasing the RAM size occupation. If PWM generation is not running when the SEQSTART[n] task is triggered, the task will load the first value from RAM and then start the PWM generation. A SEQSTARTED[n] event is generated as soon as the EasyDMA has read the first PWM parameter from RAM and the wave counter has started executing it. When LOOP.CNT=0, sequence n=0 or 1 is played back once. After the last value in the sequence has been loaded and started executing, a SEQEND[n] event is generated. The PWM generation will then continue with the last loaded value. The following figure illustrates an example of such simple playback:




Figure 84: Simple sequence example



Figure depicts the source code used for configuration and timing details in a sequence where only sequence 0 is used and only run once with a new PWM duty cycle for each period.

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF PWM0->PRESCALER = (PWM PRESCALER PRESCALER DIV 1 <<
                                                    PWM PRESCALER PRESCALER Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF_PWM0->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF PWM0->SEQ[0].PTR = ((uint32 t) (seq0 ram) << PWM SEQ PTR PTR Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                    PWM SEQ CNT CNT Pos);
NRF_PWM0->SEQ[0].REFRESH = 0;
NRF PWM0->SEQ[0].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

To completely stop the PWM generation and force the associated pins to a defined state, a STOP task can be triggered at any time. A STOPPED event is generated when the PWM generation has stopped at the end of currently running PWM period, and the pins go into their idle state as defined in GPIO OUT register. PWM generation can then only be restarted through a SEQSTART[n] task. SEQSTART[n] will resume PWM generation after having loaded the first value from the RAM buffer defined in the SEQ[n].PTR register.

The table below indicates when specific registers get sampled by the hardware. Care should be taken when updating these registers to avoid that values are applied earlier than expected.



Register	Taken into account by hardware	Recommended (safe) update
SEQ[n].PTR	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[n].CNT	When sending the SEQSTART[n] task	After having received the SEQSTARTED[n] event
SEQ[0].ENDDELAY	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	When no more value from sequence [0] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[0] event)
	PWMPERIODEND event)	At any time during sequence [1] (which starts when the
		SEQSTARTED[1] event is generated)
SEQ[1].ENDDELAY	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	When no more value from sequence [1] gets loaded from RAM
	RAM and gets applied to the Wave Counter (indicated by the	(indicated by the SEQEND[1] event)
	PWMPERIODEND event)	At any time during sequence [0] (which starts when the
		SEQSTARTED[0] event is generated)
SEQ[0].REFRESH	When sending the SEQSTART[0] task	Before starting sequence [0] through a SEQSTART[0] task
	Every time a new value from sequence [0] has been loaded from	At any time during sequence [1] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the	SEQSTARTED[1] event is generated)
	PWMPERIODEND event)	
SEQ[1].REFRESH	When sending the SEQSTART[1] task	Before starting sequence [1] through a SEQSTART[1] task
	Every time a new value from sequence [1] has been loaded from	At any time during sequence [0] (which starts when the
	RAM and gets applied to the Wave Counter (indicated by the PWMPERIODEND event)	SEQSTARTED[0] event is generated)
COUNTERTOP	In DECODER.LOAD=WaveForm: this register is ignored.	Before starting PWM generation through a SEQSTART[n] task
	In all other LOAD modes: at the end of current PWM period	After a STOP task has been triggered, and the STOPPED event has
	(indicated by the PWMPERIODEND event)	been received.
MODE	Immediately	Before starting PWM generation through a SEQSTART[n] task
WIODL	ininculately	
		After a STOP task has been triggered, and the STOPPED event has
DECORER		been received.
DECODER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PRESCALER	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
LOOP	Immediately	Before starting PWM generation through a SEQSTART[n] task
		After a STOP task has been triggered, and the STOPPED event has
		been received.
PSEL.OUT[n]	Immediately	Before enabling the PWM instance through the ENABLE register

Table 30: When to safely update PWM registers

Note: SEQ[n].REFRESH and SEQ[n].ENDDELAY are ignored at the end of a complex sequence, indicated by a LOOPSDONE event. The reason for this is that the last value loaded from RAM is maintained until further action from software (restarting a new sequence, or stopping PWM generation).

A more complex example, where LOOP.CNT>0, is shown in the following figure:






Figure 85: Example using two sequences

In this case, an automated playback takes place, consisting of SEQ[0], delay 0, SEQ[1], delay 1, then again SEQ[0], etc. The user can choose to start a complex playback with SEQ[0] or SEQ[1] through sending the SEQSTART[0] or SEQSTART[1] task. The complex playback always ends with delay 1.

The two sequences 0 and 1 are defined by the addresses of value tables in RAM (pointed to by SEQ[n].PTR) and the buffer size (SEQ[n].CNT). The rate at which a new value is loaded is defined individually for each sequence by SEQ[n].REFRESH. The chaining of sequence 1 following the sequence 0 is implicit, the LOOP.CNT register allows the chaining of sequence 1 to sequence 0 for a determined number of times. In other words, it allows to repeat a complex sequence a number of times in a fully automated way.

In the following code example, sequence 0 is defined with SEQ[0].REFRESH set to 1, meaning that a new PWM duty cycle is pushed every second PWM period. This complex sequence is started with the SEQSTART[0] task, so SEQ[0] is played first. Since SEQ[0].ENDDELAY=1 there will be one PWM period delay between last period on sequence 0 and the first period on sequence 1. Since SEQ[1].ENDDELAY=0 there is no delay 1, so SEQ[0] would be started immediately after the end of SEQ[1]. However, as LOOP.CNT is



1, the playback stops after having played SEQ[1] only once, and both SEQEND[1] and LOOPSDONE are generated (their order is not guaranteed in this case).

```
NRF PWM0->PSEL.OUT[0] = (first pin << PWM PSEL OUT PIN Pos) |
                         (PWM PSEL OUT CONNECT Connected <<
                                                   PWM PSEL OUT CONNECT Pos);
NRF_PWM0->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
NRF_PWM0->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);</pre>
NRF_PWM0->PRESCALER = (PWM_PRESCALER_PRESCALER DIV 1 <<
                                                   PWM PRESCALER PRESCALER Pos);
NRF_PWM0->COUNTERTOP = (16000 << PWM_COUNTERTOP_COUNTERTOP_Pos); //1 msec
NRF PWM0->LOOP = (1 << PWM_LOOP_CNT_Pos);
NRF_PWM0->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                       (PWM DECODER MODE RefreshCount << PWM DECODER MODE Pos);
NRF_PWM0->SEQ[0].PTR = ((uint32_t)(seq0_ram) << PWM_SEQ_PTR_PTR_Pos);
NRF PWM0->SEQ[0].CNT = ((sizeof(seq0 ram) / sizeof(uint16 t)) <<
                                                   PWM SEQ CNT CNT Pos);
NRF_PWM0->SEQ[0].REFRESH = 1;
NRF PWM0->SEQ[0].ENDDELAY = 1;
NRF PWM0->SEQ[1].PTR = ((uint32 t)(seq1 ram) << PWM SEQ PTR PTR Pos);
NRF_PWM0->SEQ[1].CNT = ((sizeof(seq1_ram) / sizeof(uint16_t)) <<
                                                  PWM SEQ CNT CNT Pos);
NRF PWM0->SEQ[1].REFRESH = 0;
NRF PWM0->SEQ[1].ENDDELAY = 0;
NRF PWM0->TASKS SEQSTART[0] = 1;
```

The decoder can also be configured to asynchronously load new PWM duty cycle. If the DECODER.MODE register is set to NextStep, then the NEXTSTEP task will cause an update of internal compare registers on the next PWM period.

The following figures provide an overview of each part of an arbitrary sequence, in various modes (LOOP.CNT=0 and LOOP.CNT>0). In particular, the following are represented:

- Initial and final duty cycle on the PWM output(s)
- Chaining of SEQ[0] and SEQ[1] if LOOP.CNT>0
- Influence of registers on the sequence
- Events generated during a sequence
- DMA activity (loading of next value and applying it to the output(s))






Figure 86: Single shot (LOOP.CNT=0)

Note: The single-shot example also applies to SEQ[1]. Only SEQ[0] is represented for simplicity.




Figure 87: Complex sequence (LOOP.CNT>0) starting with SEQ[0]






Figure 88: Complex sequence (LOOP.CNT>0) starting with SEQ[1]

Note: If a sequence is in use in a simple or complex sequence, it must have a length of SEQ[n].CNT > 0.

6.17.3 Limitations

Previous compare value is repeated if the PWM period is shorter than the time it takes for the EasyDMA to retrieve from RAM and update the internal compare registers. This is to ensure a glitch-free operation even for very short PWM periods.

6.17.4 Pin configuration

The OUT[n] (n=0..3) signals associated with each PWM channel are mapped to physical pins according to the configuration of PSEL.OUT[n] registers. If PSEL.OUT[n].CONNECT is set to Disconnected, the associated PWM module signal will not be connected to any physical pins.

The PSEL.OUT[n] registers and their configurations are used as long as the PWM module is enabled and the PWM generation active (wave counter started). They are retained only as long as the device is in System ON mode (see section POWER for more information about power modes).

To ensure correct behavior in the PWM module, the pins that are used must be configured in the GPIO peripheral in the following way before the PWM module is enabled:

PWM signal	PWM pin	Direction	Output value	Comment
OUT[n]	As specified in PSEL.OUT[n]	Output	0	Idle state defined in GPIO OUT
	(n=03)			register

Table 31: Recommended GPIO configuration before starting PWM generation



The idle state of a pin is defined by the OUT register in the GPIO module, to ensure that the pins used by the PWM module are driven correctly. If PWM generation is stopped by triggering a STOP task, the PWM module itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected pins (I/Os) for as long as the PWM module is supposed to be connected to an external PWM circuit.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

6.17.5 Registers

Instances

Instance	Base address	Description
PWM0	0x4001C000	Pulse width modulation unit 0
PWM1	0x40021000	Pulse width modulation unit 1
PWM2	0x40022000	Pulse width modulation unit 2
PWM3	0x4002D000	Pulse width modulation unit 3

Register overview

Register	Offset	Description
TASKS_STOP	0x004	Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence
		playback
TASKS_SEQSTART[0]	0x008	Loads the first PWM value on all enabled channels from sequence 0, and starts playing that
		sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to
		start if not running.
TASKS_SEQSTART[1]	0x00C	Loads the first PWM value on all enabled channels from sequence 1, and starts playing that
		sequence at the rate defined in SEQ[1]REFRESH and/or DECODER.MODE. Causes PWM generation to
		start if not running.
TASKS_NEXTSTEP	0x010	Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep.
		Does not cause PWM generation to start if not running.
EVENTS_STOPPED	0x104	Response to STOP task, emitted when PWM pulses are no longer generated
EVENTS_SEQSTARTED[0]	0x108	First PWM period started on sequence 0
EVENTS_SEQSTARTED[1]	0x10C	First PWM period started on sequence 1
EVENTS_SEQEND[0]	0x110	Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter
EVENTS_SEQEND[1]	0x114	Emitted at end of every sequence 1, when last value from RAM has been applied to wave counter
EVENTS_PWMPERIODEND	0x118	Emitted at the end of each PWM period
EVENTS_LOOPSDONE	0x11C	Concatenated sequences have been played the amount of times defined in LOOP.CNT
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	PWM module enable register
MODE	0x504	Selects operating mode of the wave counter
COUNTERTOP	0x508	Value up to which the pulse generator counter counts
PRESCALER	0x50C	Configuration for PWM_CLK
DECODER	0x510	Configuration of the decoder
LOOP	0x514	Number of playbacks of a loop
SEQ[0].PTR	0x520	Beginning address in RAM of this sequence
SEQ[0].CNT	0x524	Number of values (duty cycles) in this sequence
SEQ[0].REFRESH	0x528	Number of additional PWM periods between samples loaded into compare register
SEQ[0].ENDDELAY	0x52C	Time added after the sequence




Register	Offset	Description
SEQ[1].PTR	0x540	Beginning address in RAM of this sequence
SEQ[1].CNT	0x544	Number of values (duty cycles) in this sequence
SEQ[1].REFRESH	0x548	Number of additional PWM periods between samples loaded into compare register
SEQ[1].ENDDELAY	0x54C	Time added after the sequence
PSEL.OUT[0]	0x560	Output pin select for PWM channel 0
PSEL.OUT[1]	0x564	Output pin select for PWM channel 1
PSEL.OUT[2]	0x568	Output pin select for PWM channel 2
PSEL.OUT[3]	0x56C	Output pin select for PWM channel 3

6.17.5.1 TASKS_STOP

Address offset: 0x004


Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback



6.17.5.2 TASKS SEQSTART[0]

Address offset: 0x008

Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.




6.17.5.3 TASKS_SEQSTART[1]

Address offset: 0x00C

Loads the first PWM value on all enabled channels from sequence 1, and starts playing that sequence at the rate defined in SEQ[1]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.






6.17.5.4 TASKS NEXTSTEP

Address offset: 0x010


Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start if not running.



6.17.5.5 EVENTS_STOPPED

Address offset: 0x104


Response to STOP task, emitted when PWM pulses are no longer generated



6.17.5.6 EVENTS_SEQSTARTED[0]

Address offset: 0x108

First PWM period started on sequence 0








6.17.5.7 EVENTS_SEQSTARTED[1]

Address offset: 0x10C


First PWM period started on sequence 1



6.17.5.8 EVENTS SEQEND[0]

Address offset: 0x110


Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter



6.17.5.9 EVENTS_SEQEND[1]

Address offset: 0x114


Emitted at end of every sequence 1, when last value from RAM has been applied to wave counter



6.17.5.10 EVENTS PWMPERIODEND

Address offset: 0x118


Emitted at the end of each PWM period



6.17.5.11 EVENTS_LOOPSDONE

Address offset: 0x11C

Concatenated sequences have been played the amount of times defined in LOOP.CNT



6.17.5.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	umber			31	30 29	28	3 27 :	26	25 24	4 2	3 2	2 21	. 20	19	18	17 1	16 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID																												Е	0 (В	Α
Rese	t 0x000	00000		0	0 0	0	0	0	0 0) (0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0 (0	0
ID																															
Α	RW	SEQENDO_STOP								S	hor	tcut	bet	wee	en e	ven	t SE	QEI	ND[()] aı	nd t	ask	STO	OP							
			Disabled	0						D	isal	ble s	hor	tcut	t																
			Enabled	1						Ε	nab	ole sl	hort	tcut																	
В	RW	SEQEND1_STOP								S	hor	tcut	bet	wee	en e	ven	t SE	QEI	ND[:	L] aı	nd t	ask	STO	OP							
			Disabled	0						D	isal	ble s	hor	tcut	t																
			Enabled	1						Ε	nab	ole sl	hort	tcut																	
С	RW	LOOPSDONE_SEQST	ARTO							S	hor	tcut	bet	wee	en e	ven	t LC	ОР	SDO	NE	and	l tas	k S	EQS	TAI	RT[C	0]				
			Disabled	0						D	isal	ble s	hor	tcut	t																
			Enabled	1						Ε	nab	ole sl	hort	tcut																	
D	RW	LOOPSDONE_SEQST	ART1							S	hor	tcut	bet	wee	en e	ven	t LC	ОР	SDO	NE	and	l tas	k S	EQS	TAI	RT[1	[]				
			Disabled	0						D	isal	ble s	hor	tcut	t																
			Enabled	1						Ε	nab	ole sl	hort	tcut																	
E	RW	LOOPSDONE_STOP								S	hor	tcut	bet	wee	en e	ven	t LC	ОР	SDO	NE	and	l tas	k S	TOP							
			Disabled	0						D	isal	ble s	hor	tcut	t																
			Enabled	1						Ε	nab	ole sl	hort	tcut																	

6.17.5.13 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit nu	ımber			31	30	29 2	28 2	27 26	25	24	23	22 2	21 :	20 1	19 1	L8 1	7 1	.6 1	5 1	4 1	3 1	2 1	11 1	LO	9	8	7	6	5	4	3	2	1	0
ID																											Н	G	F	Ε	D	С	В	
Reset	0x000	00000		0	0	0 (0 (0 0	0	0	0	0	0	0	0	0 (0	0 0) () () ()	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
В	RW	STOPPED									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	ST	OPI	PEC)									
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
С	RW	SEQSTARTED[0]									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	SE	QST	ΓAR	TEI	0]C]							
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
D	RW	SEQSTARTED[1]									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	SE	QST	ΓAR	TEI	0[1								
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
E	RW	SEQEND[0]									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	SE	QEI	ND	[0]									
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
F	RW	SEQEND[1]									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	SE	QEI	ND	[1]									
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
G	RW	PWMPERIODEND									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	PV	۷M	PEF	RIO	DEI	ND							
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						
Н	RW	LOOPSDONE									Ena	ble	or	disa	able	int	err	upt	for	ev	ent	LO	OP.	SDO	INC	E								
			Disabled	0							Dis	able	9																					
			Enabled	1							Ena	ble																						

6.17.5.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				HGFEDCB
Rese	et 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
В	RW STOPPED			Write '1' to enable interrupt for event STOPPED
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW SEQSTARTED[0]			Write '1' to enable interrupt for event SEQSTARTED[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW SEQSTARTED[1]			Write '1' to enable interrupt for event SEQSTARTED[1]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
Е	RW SEQEND[0]			Write '1' to enable interrupt for event SEQEND[0]
		Set	1	Enable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SEQEND[1]			Write '1' to enable interrupt for event SEQEND[1]
		Set	1	Enable



Bit nu	ımber			31 3	30 29	28	27 2	16 2	5 24	23	22 2	21 2	0 19	18	17 1	16 1	5 14	13	12	11 :	10 9	8	7	6	5	4	3 2	2 1	١ 0
ID																							Н	G	F	Е	D (C E	3
Reset	0x000	00000		0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0 (0	0	0	0	0	0 (0 0	0 0
ID																													
			Disabled	0						Rea	ıd: E	Disab	bled																
			Enabled	1						Rea	d: E	nab	led																
G	RW	PWMPERIODEND								Wri	te ':	1' to	ena	ble	inte	rrup	t for	eve	ent F	lW	MPE	RIOI	DEN	D					
			Set	1						Ena	ble																		
			Disabled	0						Rea	ıd: E	Disal	bled																
			Enabled	1						Rea	d: E	nab	led																
Н	RW	LOOPSDONE								Wri	te ':	1' to	ena	ble	inte	rrup	t for	eve	ent L	.00	PSD	ONE							
			Set	1						Ena	ble																		
			Disabled	0						Rea	ıd: E	Disal	bled																
			Enabled	1						Rea	d: E	nab	led																

6.17.5.15 INTENCLR

Address offset: 0x308

Disable interrupt


Bit n	umber			31	30 29	9 28	27	26	25 2	24	23 2	22 2	21 2	20 1	19 :	18	17	16	15	14	13	12	11	l 10	9		3 7	,	6	5	4	3	2	1	0
ID																											F	1 (G	F	E	D	С	В	
Rese	t 0x000	00000		0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	(0 0)	0	0	0	0	0	0	0
В	RW	STOPPED									Writ	te '1	1' tc	di.	sak	ole	int	err	upt	foi	· ev	en	t ST	ОР	PE)									Π
			Clear	1							Disa	ble	•																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	b																				
С	RW	SEQSTARTED[0]									Writ	te '1	1' tc	di:	sak	ole	int	err	upt	foi	· ev	en	t SE	QS	TAF	RTE	D[C]							
			Clear	1							Disa	ble	2																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	b																				
D	RW	SEQSTARTED[1]									Writ	te '1	1' tc	di.	sak	ole	int	err	ıpt	foi	· ev	en	SE	QS	TAF	RTE	D[1	.]							
			Clear	1							Disa	ble	•																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	t																				
E	RW	SEQEND[0]									Writ	te '1	1' tc	di.	sak	ole	int	err	ıpt	fo	· ev	en	t SE	QE	ND	[0]									
			Clear	1							Disa	ble	2																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	t																				
F	RW	SEQEND[1]									Writ	te '1	1' tc	di.	sak	ole	int	err	ıpt	foi	· ev	en	SE	QE	ND	[1]									
			Clear	1							Disa	ble	2																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	b																				
G	RW	PWMPERIODEND									Writ	te '1	1' tc	di.	sak	ole	int	err	upt	foi	· ev	en	t P\	٧N	IPE	RIC	DDE	NE)						
			Clear	1							Disa	ble	•																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	t																				
Н	RW	LOOPSDONE									Writ	te '1	1' tc	o di	sak	ole	int	err	ıpt	foi	· ev	en	t LC	OF	SD	01	ΙE								
			Clear	1							Disa	ble	2																						
			Disabled	0							Rea	d: D	Disa	ble	d																				
			Enabled	1							Rea	d: E	nat	olec	d																				



6.17.5.16 ENABLE

Address offset: 0x500


PWM module enable register



6.17.5.17 MODE

Address offset: 0x504


Selects operating mode of the wave counter



6.17.5.18 COUNTERTOP

Address offset: 0x508

Value up to which the pulse generator counter counts




6.17.5.19 PRESCALER

Address offset: 0x50C

Configuration for PWM_CLK





6.17.5.20 DECODER

Address offset: 0x510


Configuration of the decoder

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	LOAD			How a sequence is read from RAM and spread to the compare register
			Common	0	1st half word (16-bit) used in all PWM channels 03
			Grouped	1	1st half word (16-bit) used in channel 01; 2nd word in channel 23
			Individual	2	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in ch.3
			WaveForm	3	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in COUNTERTOP
В	RW	MODE			Selects source for advancing the active sequence
			RefreshCount	0	SEQ[n].REFRESH is used to determine loading internal compare registers
			NextStep	1	NEXTSTEP task causes a new value to be loaded to internal compare
					registers

6.17.5.21 LOOP

Address offset: 0x514

Number of playbacks of a loop




6.17.5.22 SEQ[0].PTR

Address offset: 0x520

Beginning address in RAM of this sequence






Note: See the memory chapter for details about which memories are available for EasyDMA.

6.17.5.23 SEQ[0].CNT

Address offset: 0x524


Number of values (duty cycles) in this sequence



6.17.5.24 SEQ[0].REFRESH

Address offset: 0x528


Number of additional PWM periods between samples loaded into compare register



6.17.5.25 SEQ[0].ENDDELAY

Address offset: 0x52C

Time added after the sequence




6.17.5.26 SEQ[1].PTR

Address offset: 0x540

Beginning address in RAM of this sequence

NORDIC*




Note: See the memory chapter for details about which memories

are available for EasyDMA.

6.17.5.27 SEQ[1].CNT

Address offset: 0x544


Number of values (duty cycles) in this sequence



6.17.5.28 SEQ[1].REFRESH

Address offset: 0x548


Number of additional PWM periods between samples loaded into compare register



6.17.5.29 SEQ[1].ENDDELAY

Address offset: 0x54C

Time added after the sequence




6.17.5.30 PSEL.OUT[0]

Address offset: 0x560

Output pin select for PWM channel 0


NORDIC*



6.17.5.31 PSEL.OUT[1]

Address offset: 0x564


Output pin select for PWM channel 1



6.17.5.32 PSEL.OUT[2]

Address offset: 0x568

Output pin select for PWM channel 2




6.17.5.33 PSEL.OUT[3]

Address offset: 0x56C

Output pin select for PWM channel 3





6.18 QDEC — Quadrature decoder

The Quadrature decoder (QDEC) provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors.

The sample period and accumulation are configurable to match application requirements. The QDEC provides the following:

- · Digital waveform decoding from off-chip quadrature encoder
- Sample accumulation eliminating hard real-time requirements to be enforced on application
- · Optional input de-bounce filters.
- Optional LED output signal for optical encoders




Figure 89: Quadrature decoder configuration



6.18.1 Sampling and decoding

The QDEC decodes the output from an incremental motion encoder by sampling the QDEC phase input pins (A and B).

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms, phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by the waveform that changes level first. Invalid transitions may occur, meaning the two waveforms simultaneously switch. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

If the SAMPLEPER value needs to be changed, the QDEC shall be stopped using the STOP task. SAMPLEPER can be then changed upon receiving the STOPPED event, and QDEC can be restarted using the START task. Failing to do so may result in unpredictable behavior.

It is good practice to only change registers LEDPOL, REPORTPER, DBFEN, and LEDPRE when the QDEC is stopped.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in the table below.

Previo	us	Curre	nt	SAMPLE	ACC operation	ACCDBL	Description
sampl	e pair(n	sampl	es	register		operation	
- 1)		pair(n)				
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

Table 32: Sampled value encoding

6.18.2 LED output

The LED output follows the sample period. The LED is switched on for a set period before sampling and then switched off immediately after. The period the LED is switched on before sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.



When using off-chip mechanical encoders not requiring an LED, the LED output can be disabled by writing value 'Disconnected' to the CONNECT field of the PSEL.LED register. In this case, the QDEC will not acquire access to a pin for the LED output.

6.18.3 Debounce filters

Each of the two-phase inputs have digital debounce filters.

When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register). The filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter. Any signal with a steady state shorter than SAMPLEPER will always be suppressed by the filter. It is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

When the debounce filters are enabled, displacements reported by the QDEC peripheral are delayed by one SAMPLEPER period.

6.18.4 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL. These registers accumulate valid motion sample values and the number of detected invalid samples (double transitions), respectively.

The ACC register accumulates all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register, the application can fetch data when necessary instead of reading all SAMPLE register output. The ACC register holds the relative movement of the external mechanical device from the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event is generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples that do not cause the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The ACC register can be separately cleared by the RDCLRACC and subsequently read using the ACCREAD registers.

The ACCDBL register can be separately cleared by the RDCLRDBL and subsequently read using the ACCDBLREAD registers.

The REPORTPER register allows automated capture of multiple samples before sending an event. When a non-null displacement is captured and accumulated, a REPORTRDY event is sent. When one or more double-displacements are captured and accumulated, a DBLRDY event is sent. The REPORTPER field in this register determines how many samples must be accumulated before the contents are evaluated and a REPORTRDY or DBLRDY event is sent.

Using the RDCLRACC task (manually sent upon receiving the event, or using the DBLRDY_RDCLRACC shortcut), ACCREAD can then be read.



When a double transition has been captured and accumulated, a DBLRDY event is sent. Using the RDCLRDBL task (manually sent upon receiving the event, or using the DBLRDY_RDCLRDBL shortcut), ACCDBLREAD can then be read.

6.18.5 Output/input pins

The QDEC uses a three-pin interface to the off-chip quadrature encoder.

These pins are acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers used for the QDEC are selected using the PSEL.n registers.

6.18.6 Pin configuration

The Phase A, Phase B, and LED signals are mapped to physical pins according to the configuration specified in the PSEL.A, PSEL.B, and PSEL.LED registers respectively.

If the CONNECT field value 'Disconnected' is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSEL.A, PSEL.B, and PSEL.LED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 568 before enabling the QDEC. This configuration must be retained in the GPIO for the selected I/Os as long as the QDEC is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

QDEC signal	QDEC pin	Direction	Output value	Comment
Phase A	As specified in PSEL.A	Input	Not applicable	
Phase B	As specified in PSEL.B	Input	Not applicable	
LED	As specified in PSEL.LED	Input	Not applicable	

Table 33: GPIO configuration before enabling peripheral

6.18.7 Registers

Instances

Instance	Base address	Description
QDEC	0x40012000	Quadrature decoder

Register overview

Register	Offset	Description
TASKS_START	0x000	Task starting the quadrature decoder
TASKS_STOP	0x004	Task stopping the quadrature decoder
TASKS_READCLRACC	800x0	Read and clear ACC and ACCDBL
TASKS_RDCLRACC	0x00C	Read and clear ACC
TASKS_RDCLRDBL	0x010	Read and clear ACCDBL
EVENTS_SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register






Register	Offset	Description
EVENTS_REPORTRDY	0x104	Non-null report ready
EVENTS_ACCOF	0x108	ACC or ACCDBL register overflow
EVENTS_DBLRDY	0x10C	Double displacement(s) detected
EVENTS_STOPPED	0x110	QDEC has been stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before REPORTRDY and DBLRDY events can be generated
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task
PSEL.LED	0x51C	Pin select for LED signal
PSEL.A	0x520	Pin select for A signal
PSEL.B	0x524	Pin select for B signal
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task

6.18.7.1 TASKS_START

Address offset: 0x000

Task starting the quadrature decoder


When started, the SAMPLE register will be continuously updated at the rate given in the SAMPLEPER register.



6.18.7.2 TASKS_STOP

Address offset: 0x004

Task stopping the quadrature decoder








6.18.7.3 TASKS_READCLRACC

Address offset: 0x008

Read and clear ACC and ACCDBL


Task transferring the content of ACC to ACCREAD and the content of ACCDBL to ACCDBLREAD, and then clearing the ACC and ACCDBL registers. These read-and-clear operations will be done atomically.



6.18.7.4 TASKS_RDCLRACC

Address offset: 0x00C Read and clear ACC

Task transferring the content of ACC to ACCREAD, and then clearing the ACC register. This read-and-clear operation will be done atomically.




6.18.7.5 TASKS_RDCLRDBL

Address offset: 0x010

Read and clear ACCDBL

Task transferring the content of ACCDBL to ACCDBLREAD, and then clearing the ACCDBL register. This readand-clear operation will be done atomically.






6.18.7.6 EVENTS_SAMPLERDY

Address offset: 0x100


Event being generated for every new sample value written to the SAMPLE register



6.18.7.7 EVENTS REPORTRDY

Address offset: 0x104 Non-null report ready

Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register).



6.18.7.8 EVENTS ACCOF

Address offset: 0x108

ACC or ACCDBL register overflow

Bit nu	umber			31 3	30 29	28	27 2	26 25	5 24	23	22	21 2	20 1	9 1	8 17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2 :	1 0
ID																														Α
Rese	t 0x000	00000		0	0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 (0 0
ID																														
Α	RW	EVENTS_ACCOF								AC	C or	AC	CDB	L re	giste	er ov	verf	low												
			NotGenerated	0						Eve	nt r	not ${\mathfrak g}$	gene	erat	ed															
			Generated	1						Eve	nt g	gene	erate	ed																


6.18.7.9 EVENTS DBLRDY

Address offset: 0x10C

Double displacement(s) detected




Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register).



6.18.7.10 EVENTS_STOPPED

Address offset: 0x110

QDEC has been stopped



6.18.7.11 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	umber			31 30	29 28	8 27 2	6 25 24	1 23 2	22 21 2	20 19	9 18	17 1	6 15	14	13 1	2 11	10	9	8 7	6	5	4 3	2	1	0
ID																				G	F	E [) С	В	Α
Rese	t 0x000	00000		0 0	0 0	0 0	0 0	0 (0 0	0 0	0	0 (0 0	0	0 (0 0	0	0	0 0	0	0	0 (0	0	0
ID																									
Α	RW	REPORTRDY_READC	LRACC					Shor	rtcut b	etwe	een e	event	REP	ORT	RDY	and	task	RE	ADC	LRA	CC				
			Disabled	0				Disa	ble sh	ortcı	ut														
			Enabled	1				Enak	ble sho	ortcu	ıt														
В	RW	SAMPLERDY_STOP						Shor	rtcut b	etwe	een e	event	t SAN	ЛРLE	RDY	and	tasl	STO	OP						
			Disabled	0				Disa	ble sh	ortcı	ut														
			Enabled	1				Enal	ble sho	ortcu	ıt														
С	RW	REPORTRDY_RDCLRA	ACC					Shor	rtcut b	etwe	een e	event	t REP	ORT	RDY	and	task	RD	CLR	ACC					
			Disabled	0				Disa	ble sh	ortcı	ut														
			Enabled	1				Enak	ble sho	ortcu	ıt														
D	RW	REPORTRDY_STOP						Shor	rtcut b	etwe	een e	event	REP	ORT	RDY	and	task	STO	OP						
			Disabled	0				Disa	ble sh	ortcı	ut														
			Enabled	1				Enak	ble sho	ortcu	ıt														
Е	RW	DBLRDY_RDCLRDBL						Shor	rtcut b	etwe	een e	event	t DBL	.RDY	and	l tasl	(RD	CLRI	DBL						
			Disabled	0				Disa	ble sh	ortcı	ut														



Bit nur	nber			31	30	29 2	8 2	27 2	6 25	5 24	23	22 2	21 20) 19	18	17	16 1	L5 1	4 1	3 12	2 11	. 10	9	8	7	6	5 -	4 3	2	1	0
ID																										G	F	E C) С	В	Α
Reset (0x0000	00000		0	0	0 (0 (0 0	0	0	0	0 (0 0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0 0	0	0	0
			Enabled	1							Ena	ble	shor	tcu	t																
F	RW	DBLRDY_STOP									Sho	rtcu	ıt be	twe	en e	ever	nt DI	BLR	DY a	and	tasl	k ST	OP								
			Disabled	0							Disa	ble	sho	rtcu	ıt																
			Enabled	1							Ena	ble	shor	tcu	t																
G	RW	SAMPLERDY_READC	LRACC								Sho	rtcu	ıt be	twe	en e	ever	nt SA	AMF	PLEF	RDY	and	l tas	k RI	EAD	CLF	AC	С				
			Disabled	0							Disa	ble	sho	rtcu	it																
			Enabled	1							Ena	ble	shor	tcu	t																

6.18.7.12 INTENSET

Address offset: 0x304

Enable interrupt

Reverted to Not to 10 to	Bit nu	ımber			31	30	29	28	27 2	26 2	25 2	4 2	3 2	2 2	1 20	0 1	9 1	18	17	16	15	14	13	3 1:	2 1	1 1	10	9	8	7	6	5	4	3	2	1	0
D R/W Field Value ID Value Description A RW SAMPLERDY	ID																																Ε	D	С	В	Α
Write '1' to enable interrupt for event SAMPLERDY Set 1 Enable Read: Disabled 0 Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled 1 Read: Enabled Read: Enabled Read: Disabled 1 Read: Enabled Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to O. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Read: Enabled Read: Enabled Read: Enabled Write '1' to enable interrupt for event STOPPED Enable Write '1' to enable interrupt for event STOPPED	Reset	0x000	00000		0	0	0	0	0	0	0 () (0 0) (0) (0 (0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0
Set 1 Enable Disabled 0 Read: Disabled RAW REPORTRDY REPORTRDY REPORTRDY REPORTRDY REPORTRDY Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Finable 1 Read: Enabled Disabled 0 Read: Disabled Read: Disabled Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled The previous clearing of the ACC register). Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register). Enabled Enabled O Read: Disabled Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register). Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled																																					
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Write '1' to enable interrupt for event REPORTRDY Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled The ACCOF Set 1 Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Enabled 1 Read: Disabled Finabled 1 Read: Disabled Enabled 1 Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled	Α	RW	SAMPLERDY									٧	Vrite	e '1	' to	er	nabl	le i	inte	erru	pt	for	· ev	/en	t S	ΑM	IPL	ERE	ŊΥ								Ī
Enabled 1 Read: Enabled RW REPORTRDY REPORTRDY Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Enabled 0 Read: Disabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Е	nab	le																							
B RW REPORTRDY Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled CC RW ACCOF Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Enable 1 Read: Enabled The ACCOF Enable Interrupt for event ACCOF Set 1 Read: Enabled Disabled 1 Read: Enabled The ACCOF Enable Interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Enable Disabled 0 Read: Disabled Enable Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Disabled	0							R	lead	l: D	isab	ole	d																				
Event generated when REPORTPER number of samples has been accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled CO RW ACCOF Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Disabled transition is detected since the previous clearing of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							R	lead	l: Eı	nab	lec	ł																				
accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enable Enable Frankle Write '1' to enable interrupt for event STOPPED Set 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Write '1' to enable interrupt for event STOPPED Set 1 Enable Read: Enabled	В	RW	REPORTRDY									W	Vrite	e '1	' to	en	nabl	le i	inte	erru	pt	for	· ev	/en	t R	EP	OR"	ΓRΕ	Υ								
accumulated in the ACC register and the content of the ACC register is not equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enable Enable Frankle Write '1' to enable interrupt for event STOPPED Set 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Write '1' to enable interrupt for event STOPPED Set 1 Enable Read: Enabled												E	ven	t ge	nei	rat	ed	wh	ner	RE	PO	RT	PEI	R nı	um	be	r o	f sa	mp	les	has	s be	een				
equal to 0. (Thus, this event is only generated if a motion is detected since the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled C RW ACCOF Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled DISABLEDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Example 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Disabled														-																					is ı	not	
the previous clearing of the ACC register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ACCOF Set 1 Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled																					_												_				
Set 1 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Disabled 0 Read: Enabled 0 Read: Disabled 0 Read: Enabled 0 Read: Disabled 0																																					
Enabled 1 Read: Enabled C RW ACCOF Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 2 Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enable ENW STOPPED Set 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Read: Disabled Read: Disabled Read: Disabled Read: Disabled				Set	1								·						Ŭ					Ŭ		•											
Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 2 Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled				Disabled	0							R	lead	l: D	isab	ole	d																				
Set 1 RW DBLRDY Set 1 Read: Disabled Disabled 1 Read: Enabled Disabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							R	lead	l: Er	nab	lec	i																				
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enable ENW STOPPED Set 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Read: Disabled Read: Disabled	С	RW	ACCOF									V	Vrite	e '1	' to	en	nabl	le i	inte	erru	pt	for	· ev	/en	t A	CC	OF										
Enabled 1 Read: Enabled Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Е	nab	le																							
Write '1' to enable interrupt for event DBLRDY Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Disabled	0							R	lead	l: D	isab	ole	d																				
Event generated when REPORTPER number of samples has been accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set Disabled Disabled Disabled Enable Read: Disabled Write '1' to enable interrupt for event STOPPED Set Disabled Disabled Disabled Read: Disabled Read: Disabled				Enabled	1							R	lead	l: Eı	nab	lec	ł																				
accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled Write '1' to enable interrupt for event STOPPED Set 1 Disabled 0 Read: Disabled Read: Disabled Read: Disabled	D	RW	DBLRDY									W	Vrite	e '1	' to	en	nabl	le i	inte	erru	pt	for	· ev	/en	t D	BLI	RDY	1									
accumulated and the content of the ACCDBL register is not equal to 0. (Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled Write '1' to enable interrupt for event STOPPED Set 1 Disabled 0 Read: Disabled Read: Disabled Read: Disabled												E	ven	t ge	nei	rat	ed	wh	ner	RE	PO	RT	PEI	R nı	um	be	r o	f sa	mp	les	has	s be	een				
(Thus, this event is only generated if a double transition is detected since the previous clearing of the ACCDBL register). Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled														-																					0.		
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled ENAM STOPPED Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled																												-								ce	
Disabled 0 Read: Disabled Enabled 1 Read: Enabled E RW STOPPED Set 1 Enable Disabled 0 Read: Disabled												tł	he p	rev	viou	IS C	lea	rin	ng d	of th	ie i	AC(CDI	BLı	reg	iste	er).										
Enabled 1 Read: Enabled E RW STOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Е	nab	le																							
Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled				Disabled	0							R	lead	l: D	isab	ole	d																				
Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							R	lead	l: Er	nab	lec	ł																				
Disabled 0 Read: Disabled	E	RW	STOPPED									V	Vrite	e '1	' to	er	nabl	le i	inte	erru	pt	for	· ev	/en	t S	ΤΟΙ	PPE	D									
				Set	1							Е	nab	le																							
Enabled 1 Read Enabled				Disabled	0							R	lead	l: D	isab	ole	d																				
Litabled 1 Nead, Litabled				Enabled	1							R	lead	l: Eı	nab	lec	ł																				

6.18.7.13 INTENCLR

Address offset: 0x308





Disable interrupt

Bit nu	mber			3	1 30	29 2	28 2	27 26	25 24	4 23 22	21	. 20 1	9 18	17	16 3	15	14	13	12 :	11	10 !	9	8 7	7 (6 5	4	3	2	1	0
ID																										E	D	С	В	Α
Reset	0x000	00000		0	0	0	0 (0 0	0 0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0
ID																														
Α	RW	SAMPLERDY								Write	'1'	to di	sable	int	erru	pt	for	eve	ent S	SAN	ИPLI	ERI	ΟY				_			
			Clear	1						Disab	le																			
			Disabled	0						Read:	Dis	sable	d																	
			Enabled	1						Read:	En	abled	ł																	
В	RW	REPORTRDY								Write	'1'	to di	sable	int	erru	pt	for	eve	ent F	REF	ORT	ΓRΕ	Υ							
										Event	gei	nerat	ed w	her	n REF	POF	RTP	ER	nun	nbe	er of	sa	mple	es l	nas l	bee	n			
										accur	nula	ated i	in the	e A(CC re	gis	ter	an	d th	e c	onte	ent	of tl	he	ACC	re	giste	er is	no	t
										equal	to	0. (Tł	nus, t	his	ever	nt i	10 2	nly	gen	era	ted	if a	mo	tio	n is	det	ect	ed s	ince	e
										the p	revi	ious d	learii	ng	of th	e A	CC	reg	giste	er).										
			Clear	1						Disab	le																			
			Disabled	0						Read:	Dis	sable	d																	
			Enabled	1						Read:	En	abled	i																	
С	RW	ACCOF								Write	'1'	to di	sable	int	erru	pt	for	eve	ent /	AC(OF									
			Clear	1						Disab	le																			
			Disabled	0						Read	Dis	sable	d																	
			Enabled	1						Read	En	abled	i																	
D	RW	DBLRDY								Write	'1'	to di	sable	int	erru	pt	for	eve	ent [DBI	_RDY	1								
										Event	gei	nerat	ed w	her	n REF	POF	RTP	ER	nun	nbe	er of	sa	mple	es l	nas l	bee	n			
										accur	nula	ated	and t	he	cont	ent	of	the	AC	:CD	BL r	egi	ster	is ı	not (equ	al t	o 0.		
										(Thus	, th	is eve	ent is	on	ly ge	ne	rate	ed i	fac	dou	ble	tra	nsiti	on	is d	ete	cte	d sir	nce	
										the p	revi	ious d	learii	ng	of th	e A	CC	DB	_ re	gist	er).									
			Clear	1						Disab	le																			
			Disabled	0						Read:	Dis	sable	d																	
			Enabled	1						Read:	En	abled	i																	
E	RW	STOPPED								Write	'1'	to di	sable	int	erru	pt	for	eve	ent S	STC	PPE	D								
			Clear	1						Disab	le																			
			Disabled	0						Read:	Dis	sable	d																	
			Enabled	1						Read	En	abled	d																	

6.18.7.14 ENABLE

Address offset: 0x500

Enable the quadrature decoder

Bit n	umber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-	RW	ENABLE			Enable or disable the quadrature decoder
					When enabled the decoder pins will be active. When disabled the
					quadrature decoder pins are not active and can be used as GPIO .
			Disabled	0	Disable
			Enabled	1	Enable






6.18.7.15 LEDPOL

Address offset: 0x504

LED output pin polarity



6.18.7.16 SAMPLEPER

Address offset: 0x508

Sample period

Bit n	umber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	SAMPLEPER			Sample period. The SAMPLE register will be updated for every new sample
			128us	0	128 μs
			256us	1	256 μs
			512us	2	512 μs
			1024us	3	1024 μs
			2048us	4	2048 μs
			4096us	5	4096 μs
			8192us	6	8192 μs
			16384us	7	16384 μs
			32ms	8	32768 μs
			65ms	9	65536 μs
			131ms	10	131072 μs

6.18.7.17 SAMPLE

Address offset: 0x50C Motion sample value

Α	R	SAMPLE	[-12] Last motion sample	
ID				
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A A A A	A A A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0


The value is a 2's complement value, and the sign gives the direction of the motion. The value '2' indicates a double transition.

6.18.7.18 REPORTPER

Address offset: 0x510




Number of samples to be taken before REPORTRDY and DBLRDY events can be generated



6.18.7.19 ACC

Address offset: 0x514


Register accumulating the valid transitions



6.18.7.20 ACCREAD

Address offset: 0x518

Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task





6.18.7.21 PSEL.LED

Address offset: 0x51C

Pin select for LED signal

Bit n	umber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				С	вааа
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.18.7.22 PSEL.A

Address offset: 0x520 Pin select for A signal

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A A
Rese	OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.18.7.23 PSEL.B


Address offset: 0x524 Pin select for B signal

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Reset	t OxFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.18.7.24 DBFEN

Address offset: 0x528


Enable input debounce filters



6.18.7.25 LEDPRE

Address offset: 0x540


Time period the LED is switched ON prior to sampling



6.18.7.26 ACCDBL

Address offset: 0x544


Register accumulating the number of detected double transitions



6.18.7.27 ACCDBLREAD

Address offset: 0x548

Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task







6.18.8 Electrical specification

6.18.8.1 QDEC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{SAMPLE}	Time between sampling signals from quadrature decoder	128		131072	μs
t _{LED}	Time from LED is turned on to signals are sampled	0		511	μs

6.19 QSPI — Quad serial peripheral interface

The QSPI peripheral provides support for communicating with an external flash memory device using SPI. Listed here are the main features for the QSPI peripheral:

- Single/dual/quad SPI input/output
- 2–32 MHz configurable clock frequency
- Single-word read/write access from/to external flash
- EasyDMA for block read and write transfers
- Up to 16 MB/sec EasyDMA read rate
- Execute in place (XIP) for executing program directly from external flash




Figure 90: Block diagram

6.19.1 Configuring peripheral

Before any data can be transferred to or from the external flash memory, the peripheral needs to be configured.

1. Select input/output pins in PSEL.SCK on page 593, PSEL.CSN on page 593, PSEL.IO0 on page 594, PSEL.IO1 on page 594, PSEL.IO2 on page 594, and PSEL.IO3 on page 594. See Reference circuitry on page 937 for the recommended pins.

- **2.** To ensure stable operation, set the GPIO drive strength to "high drive". See the GPIO General purpose input/output on page 322 chapter for details on how to configure GPIO drive strength.
- **3.** Configure the interface towards the external flash memory using IFCONFIGO on page 595, IFCONFIG1 on page 596, and ADDRCONF on page 597.
- 4. Enable the QSPI peripheral and acquire I/O pins using ENABLE on page 591.
- **5.** Activate the external flash memory interface using the ACTIVATE task. The READY event will be generated when the interface has been activated and the external flash memory is ready for access.

Important:

If the IFCONFIGO on page 595 register is configured to use the quad mode, the external flash device also needs to be set in the quad mode before any data transfers can take place.

This can be done by sending custom instructions to the external flash device, as described in Sending custom instructions on page 581.

6.19.2 Write operation

A write operation to the external flash is configured using the WRITE.DST on page 592, WRITE.SRC on page 592, and WRITE.CNT on page 592 registers and started using the WRITESTART task.

The READY event is generated when the transfer is complete.

The QSPI peripheral automatically takes care of splitting DMA transfers into page writes.

6.19.3 Read operation

A read operation from the external flash is configured using the READ.SRC on page 591, READ.DST on page 591, and READ.CNT on page 592 registers and started using the READSTART task.

The READY event is generated when the transfer is complete.

6.19.4 Erase operation

Erase of pages/blocks of the external flash is configured using the ERASE.PTR on page 592 and ERASE.LEN on page 593 registers and started using the ERASESTART task.

The READY event is generated when the erase operation has been started.

Note that in this case the READY event will not indicate that the erase operation of the flash has been completed, but it only signals that the erase operation has been started. The actual status of the erase operation can normally be read from the external flash using a custom instruction, see Sending custom instructions on page 581.

6.19.5 Execute in place

Execute in place (XIP) allows the CPU to execute program code directly from the external flash.

After the external flash has been configured, the CPU can execute code from the external flash by accessing the XIP memory region. See the figure below and Memory map on page 22 for details.

Note that the XIP memory region is read-only, writing to it will result in a bus error.

When accessing the XIP memory region, the start address of this XIP memory region will map to the address XIPOFFSET on page 595 of the external flash.






Figure 91: XIP memory map

6.19.6 Sending custom instructions

Custom instructions can be sent to the external flash using the CINSTRCONF on page 597, CINSTRDATO on page 598, and CINSTRDAT1 on page 598 registers. It is possible to send an instruction consisting of a one-byte opcode and up to 8 bytes of additional data and to read its response.

A custom instruction is prepared by first writing the data to be sent to CINSTRDATO on page 598 and CINSTRDAT1 on page 598 before writing the opcode and other configurations to the CINSTRCONF on page 597 register.

The custom instruction is sent when the CINSTRCONF on page 597 register is written and it is always sent on a single data line SPI interface.

The READY event will be generated when the custom instruction has been sent.

After a custom instruction has been sent, the CINSTRDATO on page 598 and CINSTRDAT1 on page 598 will contain the response bytes from the custom instruction.




Figure 92: Sending custom instruction



6.19.6.1 Long frame mode

The LFEN and LFSTOP fields in the CINSTRCONF on page 597 control the operation of the custom instruction long frame mode. The long frame mode is a mechanism that permits arbitrary byte length custom instructions. While in long frame mode a long custom instruction sequence is split in multiple writes to the CINSTRDATO on page 598 and CINSTRDAT1 on page 598 registers.

To enable the long frame mode every write to the CINSTRCONF on page 597 register must have the LFEN field set to 1. The contents of the OPCODE field will be transmitted after the first write to CINSTRCONF on page 597 and will be omitted in every subsequent write to this register. For subsequent writes the number of data bytes as specified in the LENGTH field are transferred (that is the value of LENGTH - 1 data bytes). The values of the LIO2 and LIO3 fields are set in the first write to CINSTRCONF on page 597 and will apply for the entire custom instruction transmission until the long frame is finalized.

To finalize a long frame transmission, the LFSTOP field in CINSTRCONF on page 597 must be set to 1 in the last write to this register.

6.19.7 Deep power-down mode

The external flash memory can be put in deep power-down mode (DPM) to minimize its current consumption when there is no need to access the memory.

DPM is enabled in the IFCONFIGO on page 595 register and configured in the DPMDUR on page 596 register. The DPM status of the external memory can be read in the STATUS on page 596 register. The DPMDUR register has to be configured according to the external flash specification to get the information in the STATUS register and the timing of the READY event correct.

Entering/exiting DPM is controlled using the IFCONFIG1 on page 596 register.

6.19.8 Instruction set

The table below shows the instruction set being used by the QSPI peripheral when communicating with an external flash device.

Instruction	Opcode	Description
WREN	0x06	Write enable
RDSR	0x05	Read status register
WRSR	0x01	Write status register
FASTREAD	0x0B	Read bytes at higher speed
READ2O	0x3B	Dual-read output
READ2IO	0xBB	Dual-read input/output
READ4O	0x6B	Quad-read output
READ4IO	0xEB	Quad-read input/output
РР	0x02	Page program
PP2O	0xA2	Dual-page program output
PP4O	0x32	Quad-page program output
PP4IO	0x38	Quad-page program input/output
SE	0x20	Sector erase
BE	0xD8	Block erase
CE	0xC7	Chip erase
DP	0xB9	Enter deep power-down mode
DPE	0xAB	Exit deep power-down mode
EN4B	Specified in the ADDRCONF on page 597 register	Enable 32 bit address mode

Table 34: Instruction set

6.19.9 Interface description






Figure 93: 24-bit FASTREAD, SPIMODE = MODEO




Figure 94: 24-bit READ2O (dual-read output), SPIMODE = MODEO




Figure 95: 24-bit READ2IO (dual read input/output), SPIMODE = MODE0




Figure 96: 24-bit READ4O (quad-read output), SPIMODE = MODE0




Figure 97: 24-bit READ4IO (quad-read input/output), SPIMODE = MODE0




Figure 98: 24-bit PP (page program), SPIMODE = MODE0




Figure 99: 24-bit PP2O (dual-page program output), SPIMODE = MODEO




Figure 100: 24-bit PP40 (quad page program output), SPIMODE = MODE0






Figure 101: 24-bit PP4IO (quad page program input/output), SPIMODE = MODE0




Figure 102: 32-bit FASTREAD, SPIMODE = MODEO




Figure 103: 32-bit READ2O (dual-read output), SPIMODE = MODEO




Figure 104: 32-bit READ2IO (dual read input/output), SPIMODE = MODE0






Figure 105: 32-bit READ4O (quad-read output), SPIMODE = MODEO




Figure 106: 32-bit READ4IO (quad-read input/output), SPIMODE = MODE0




Figure 107: 32-bit PP (page program), SPIMODE = MODE0




Figure 108: 32-bit PP2O (dual-page program output), SPIMODE = MODEO




Figure 109: 32-bit PP4O (quad-page program output), SPIMODE = MODEO




Figure 110: 32-bit PP4IO (quad page program input/output), SPIMODE = MODEO

6.19.10 Registers

Instances

Instance	Base address	Description
QSPI	0x40029000	External memory interface

Register overview

Register	Offset	Description
TASKS_ACTIVATE	0x000	Activate QSPI interface
TASKS_READSTART	0x004	Start transfer from external flash memory to internal RAM
TASKS_WRITESTART	0x008	Start transfer from internal RAM to external flash memory
TASKS_ERASESTART	0x00C	Start external flash memory erase operation
TASKS_DEACTIVATE	0x010	Deactivate QSPI interface
EVENTS_READY	0x100	QSPI peripheral is ready. This event will be generated as a response to any QSPI task.
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable QSPI peripheral and acquire the pins selected in PSELn registers
READ.SRC	0x504	Flash memory source address
READ.DST	0x508	RAM destination address
READ.CNT	0x50C	Read transfer length
WRITE.DST	0x510	Flash destination address
WRITE.SRC	0x514	RAM source address
WRITE.CNT	0x518	Write transfer length
ERASE.PTR	0x51C	Start address of flash block to be erased




Register	Offset	Description
ERASE.LEN	0x520	Size of block to be erased.
PSEL.SCK	0x524	Pin select for serial clock SCK
PSEL.CSN	0x528	Pin select for chip select signal CSN.
PSEL.IO0	0x530	Pin select for serial data MOSI/IO0.
PSEL.IO1	0x534	Pin select for serial data MISO/IO1.
PSEL.IO2	0x538	Pin select for serial data IO2.
PSEL.IO3	0x53C	Pin select for serial data IO3.
XIPOFFSET	0x540	Address offset into the external memory for Execute in Place operation.
IFCONFIG0	0x544	Interface configuration.
IFCONFIG1	0x600	Interface configuration.
STATUS	0x604	Status register.
DPMDUR	0x614	Set the duration required to enter/exit deep power-down mode (DPM).
ADDRCONF	0x624	Extended address configuration.
CINSTRCONF	0x634	Custom instruction configuration register.
CINSTRDATO	0x638	Custom instruction data register 0.
CINSTRDAT1	0x63C	Custom instruction data register 1.
IFTIMING	0x640	SPI interface timing.

6.19.10.1 TASKS_ACTIVATE

Address offset: 0x000 Activate QSPI interface

Triggering this task activates the external flash memory interface and initiates communication with the external memory. The READY event is generated when the activation has been completed.




6.19.10.2 TASKS READSTART

Address offset: 0x004

Start transfer from external flash memory to internal RAM

Start transfer from external flash memory to internal RAM. The READY event will be generated when transfer is complete.






6.19.10.3 TASKS_WRITESTART

Address offset: 0x008

Start transfer from internal RAM to external flash memory

Start transfer from internal RAM to external flash memory. The READY event will be generated when transfer is complete.




6.19.10.4 TASKS_ERASESTART

Address offset: 0x00C

Start external flash memory erase operation

Start external flash memory erase operation. The READY event will be generated when the erase operation has been started. Note, generation of the READY event does not imply that the erase operation is completed.



6.19.10.5 TASKS DEACTIVATE

Address offset: 0x010

Deactivate QSPI interface

Deactivate QSPI interface. This task might be needed to optimize current consumption in case there are any added current consumption when QSPI interface is activated, but idle.



Bit n	umber		31 3	0 29	28	27	26	25 2	24 2	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7 (6 5	5 4	. 3	2	1	0
ID																															Α
Rese	t 0x000	00000	0 (0 0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0
ID																															
Α	W	TASKS_DEACTIVATE							D	Dead	ctiva	ite (QSP	int	erfa	ace															
									D	Dead	ctiva	ite (QSP	int	erfa	ace.	. Th	nis t	ask	mi	ght	be	nee	dec	to	opt	imi	ze c	urre	ent	
									С	ons	um	ptio	n in	cas	e tl	ner	e aı	re a	iny	ado	led	cur	ren	t co	ารน	mpt	tion	wh	en (QSP	Pl
									ir	ntei	fac	e is a	activ	vate	d, l	out	idl	e.													

6.19.10.6 EVENTS_READY

Address offset: 0x100

QSPI peripheral is ready. This event will be generated as a response to any QSPI task.

Bit nu	ımber			31 3	80 29	28	27	26 2	5 24	1 23	22	21	20 1	19 1	8 17	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4 3	3 2	1	0
ID																														Α
Reset	t 0x000	00000		0	0 0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0	0 (0	0	0
ID																														
Α	RW	EVENTS_READY								QS	PI p	oerip	oher	al is	rea	dy. ⁻	This	ev	ent	will	be g	ene	rate	ed a	s a	resp	ons	e to	any	,
										QS	SPI t	ask.																		
			NotGenerated	0						Ev	ent	not	gen	era	ted															
			Generated	1						Ev	ent	gen	erat	ed																

6.19.10.7 INTEN

Address offset: 0x300


Enable or disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Enable or disable interrupt for event READY
			Disabled	0	Disable
			Enabled	1	Enable

6.19.10.8 INTENSET

Address offset: 0x304

Enable interrupt








6.19.10.9 INTENCLR

Address offset: 0x308


Disable interrupt



6.19.10.10 ENABLE

Address offset: 0x500


Enable QSPI peripheral and acquire the pins selected in PSELn registers



6.19.10.11 READ.SRC

Address offset: 0x504

Flash memory source address



6.19.10.12 READ.DST

Address offset: 0x508

RAM destination address


Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID	Value	Description

RW DST Word-aligned RAM destination address.



6.19.10.13 READ.CNT

Address offset: 0x50C Read transfer length



6.19.10.14 WRITE.DST

Address offset: 0x510 Flash destination address

Α	RW	DST								W	/ord	d-al	igne	ed f	lash	de	stin	atio	n a	ddr	ess.											
ID																																
Rese	t 0x000	00000	0	0	0	0	0	0 0) C	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 (0	0	0	0	0	0	0	0
ID			Α	Α	Α	Α .	Α .	А Д	. 4	Α Α	Δ	Δ	A	A	Α	Α	Α	Α	Α	Α	Α .	Α /	Δ Α	Δ Α	Δ Δ	A	Α	Α	Α	Α	Α .	Д
Bit n	umber		31	30	29	28 2	27 2	26 2!	5 2	4 2	3 2:	2 2:	1 20	0 19	18	17	16	15	14	13 :	12 1	111	.0 9	9 8	3 7	6	5	4	3	2	1	0

Word-aligned flash destination address.

6.19.10.15 WRITE.SRC

Address offset: 0x514 **RAM** source address

ID R/W Field	Value Description
Reset 0x00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	A A A A A A A A A A A A A A A A A A A
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Word-aligned RAM source address.

6.19.10.16 WRITE.CNT

Address offset: 0x518 Write transfer length

			,]				byt										,										•
Α	RW	CNT	[10	x3FF	FF1				Wr	ite t	ran	sfer	leng	th i	n n	um	ber	of b	ovte	s. T	he	eng	th n	านรา	be	an	nulti	ple	of 4
ID																													
Rese	t 0x000	00000	0 (0 0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0
ID														Α	Α	Α	Α	Α	Α	Α.	Δ,	Δ Δ	Α	Α	Α	Α	Α .	A A	A A
Bit no	umber		31 3	80 29	28	27 2	6 25	24	23	22 :	21 2	20 19	18	17	16	15	14	13	12 :	11 1	.0 !	9 8	7	6	5	4	3	2 :	L O

6.19.10.17 ERASE.PTR

Address offset: 0x51C

Start address of flash block to be erased

4413_417 v1.11 592

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 ID A A A A A A A A A A A A A A A A A A A	A RW PTR								Wo	ord-	alig	gne	d sta	art a	ddr	ess (of b	ock	to l	be (eras	sed.							
ID A A A A A A A A A A A A A A A A A A A	ID R/W Field																												
	Reset 0x00000000	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0 0	0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID	Α	Α	A A	4 Α	Α Α	A	Α	Α	Α	Α	Α	Α	Α /	4 A	Α	Α	Α	Α	Α	Α.	A A	4 Δ	A	Α	Α	Α .	A A	A
	Bit number	31	30 2	29 2	8 2	7 2	6 25	24	23	22	21	20	19	18 1	7 16	5 15	14	13	12 :	11 :	10	9 8	3 7	6	5	4	3	2 1	. 0

6.19.10.18 ERASE.LEN

Address offset: 0x520

Size of block to be erased.

Bit number	31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		
A RW LEN		LEN
4KB	0	Erase 4 kB block (flash command 0x20)
64KB	1	Erase 64 kB block (flash command 0xD8)
All	2	Erase all (flash command 0xC7)

6.19.10.19 PSEL.SCK

Address offset: 0x524

Pin select for serial clock SCK

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ваааа
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.19.10.20 PSEL.CSN

Address offset: 0x528

Pin select for chip select signal CSN.


Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect



6.19.10.21 PSEL.IO0

Address offset: 0x530


Pin select for serial data MOSI/IO0.



6.19.10.22 PSEL.IO1

Address offset: 0x534


Pin select for serial data MISO/IO1.



6.19.10.23 PSEL.IO2

Address offset: 0x538

Pin select for serial data IO2.




6.19.10.24 PSEL.IO3

Address offset: 0x53C

Pin select for serial data IO3.





6.19.10.25 XIPOFFSET

Address offset: 0x540

Address offset into the external memory for Execute in Place operation.

Bit no	umber		31	30 29	28	27	26 2	5 2	4 23	22	21	20 1	19 1	8 17	16	15	14	13	12	11 1	.0	9 8	3 7	6	5	4	3	2	1 ()
ID			А	A A	Α	Α	A A	Δ Δ	A A	Α	Α	Α	ΑА	A	Α	Α	Α	Α	Α	A	Δ.	ДД	\ A	A	Α	Α	Α	Α	A A	Ā
Rese	t 0x000	00000	0	0 0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 ()
ID																														Ī
Α	RW	XIPOFFSET							Ac	ldre	ss c	ffse	t int	o th	e ex	ter	nal	mei	no	y fo	r E	xecu	ıte i	n P	ace	ор	erat	ion.		

Address offset into the external memory for Execute in Place operation. Value must be a multiple of 4.

6.19.10.26 IFCONFIGO

Address offset: 0x544 Interface configuration.

Bit nu	mber			31	30	29 2	8 27	7 26	25 2	24 2	23 2	22 2	21 2	20	19 3	18	17 1	6 1	5 1	1 13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID																					Ε					D	С	В	В	3 A	A	Α
Reset	0x000	00000		0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 () () (0	0	0	0	0	0	0	0	0	0 (0	0	0
ID											Des																					
Α	RW	READOC								(Con	figu	ure	nu	ımbe	er c	of da	ta I	ines	an	d op	сос	de u	sed	for	rea	adir	ng.				
			FASTREAD	0						9	Sing	le d	data	a li	ne S	PΙ.	FAS	T_R	EA) (o	осо	de 0	0x0B).								
			READ2O	1						[Dua	l da	ata	lin	e SP	I. R	EAD	20	(op	cod	e 0	(3B)).									
			READ2IO	2						[Dua	l da	ata	lin	e SP	I. R	EAD	2IC	(0)	со	de 0	хВЕ	3).									
			READ4O	3						(Qua	ıd d	data	il e	ne S	PI.	REA	D4C) (o	осо	de C	x6E	3).									
			READ4IO	4						(Qua	d d	data	il e	ne S	PI.	REA	D4I) (c	рсс	de	ЭхЕ	В).									
В	RW	WRITEOC								(Con	figu	ure	nu	ımbe	er c	of da	ta I	ines	an	d op	сос	de u	sed	for	wr	itin	g.				
			PP	0						9	Sing	gle o	data	a li	ne S	PΙ.	PP (opo	ode	0x	02).											
			PP2O	1						1	Dua	l da	ata	lin	e SP	I. P	P2C	(0)	со	de C	xA2).										
			PP4O	2						(Qua	d d	data	il e	ne S	PI.	PP4) (c	рсс	de	0x3	2).										
			PP4IO	3						(Qua	d d	data	il e	ne S	PI.	PP4I	0 (эрс	ode	0x3	8).										
С	RW	ADDRMODE								1	Add	res	sin	g n	node	e.																
			24BIT	0						2	24-k	oit a	add	lre	ssing	g.																
			32BIT	1						3	32-k	oit a	add	lre	ssing	g.																
D	RW	DPMENABLE								ı	Enal	ble	de	ер	pov	ver	-dov	vn r	noc	e ([PIV) fe	atur	e.								
			Disable	0						1	Disa	ble	e DF	PM	fea	tur	e.															
			Enable	1						ı	Enal	ble	DP	M	feat	ure	<u>.</u>															
E	RW	PPSIZE								ı	Page	e si	ize f	for	con	nm	ands	PP,	PP	20,	PP4	0 a	nd F	P4	10.							
			256Bytes	0						2	256	byt	tes.																			
			512Bytes	1						į	512	by	tes.																			



6.19.10.27 IFCONFIG1

Address offset: 0x600 Interface configuration.

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D D D D C B	A A A A A A A
Reset	0x000	40480		0 0 0 0 0 0 0 0	0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0
ID					Description
Α	RW	SCKDELAY		[0255]	Minimum amount of time that the CSN pin must stay high before it can go
					low again. Value is specified in number of 16 MHz periods (62.5 ns).
В	RW	DPMEN			Enter/exit deep power-down mode (DPM) for external flash memory.
			Exit	0	Exit DPM.
			Enter	1	Enter DPM.
С	RW	SPIMODE			Select SPI mode.
			MODE0	0	Mode 0: Data are captured on the clock rising edge and data is output on a
					falling edge. Base level of clock is 0 (CPOL=0, CPHA=0).
			MODE3	1	Mode 3: Data are captured on the clock falling edge and data is output on a
					rising edge. Base level of clock is 1 (CPOL=1, CPHA=1).
D	RW	SCKFREQ		[015]	SCK frequency is given as 32 MHz / (SCKFREQ + 1).

6.19.10.28 STATUS

Address offset: 0x604

Status register.

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				c c c c c c c c	ВА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	DPM			Deep power-down mode (DPM) status of external flash.
			Disabled	0	External flash is not in DPM.
			Enabled	1	External flash is in DPM.
В	R	READY			Ready status.
			READY	1	QSPI peripheral is ready. It is allowed to trigger new tasks, writing custom
					instructions or enter/exit DPM.
			BUSY	0	QSPI peripheral is busy. It is not allowed to trigger any new tasks, writing
					custom instructions or enter/exit DPM.
С	R	SREG			Value of external flash device Status Register. When the external flash has
					two bytes status register this field includes the value of the low byte.

6.19.10.29 DPMDUR

Address offset: 0x614

Set the duration required to enter/exit deep power-down mode (DPM).

Bit nu	mber		31	30	29 :	28 :	27 :	26	25 2	24 2	23 2	22 2	1 20	19	18	17	16	15	14 1	13 :	12 1	1 10	9	8	7	6	5	4	3 :	2 :	1 0
ID			В	В	В	В	В	В	В	В	В	ВЕ	В	В	В	В	В	Α	Α	Α	A A	A	Α	Α	Α	Α	Α	Α	Α /	۸ ۸	А А
Reset	0xFFFI	FFFF	1	1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1	1 :	. 1	1	1	1	1	1	1	1 :	1 :	1 1
ID																															
Α	RW	ENTER	[0.	.0xl	FFF]				[Dur	atio	n ne	ede	d by	ex /	terr	nal	flas	h to	en	er [DPN	1. D	ura	tion	is g	give	n as	EN	ITER
										*	* 25	66 *	62.5	ns.																	
В	RW	EXIT	[0.	lx0.	FFF]				[Dur	atio	n ne	ede	d by	ex ex	teri	nal	flas	h to	exi	t DP	M.	Dui	atio	n is	giv	/en	as E	XIT	*
										2	256	* 62	2.5 n	s.																	

6.19.10.30 ADDRCONF

Address offset: 0x624

Extended address configuration.

Bit nu	mber			31 3	30 29 3	28 :	27 2	26 2	25 24	4 23	3 22	2 21	. 20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5 -	4 3	2	1	0
ID							F	E	D D) C	С	С	С	С	С	С	С	В	В	В	В	В	В	В	В	Α	A	A ,	Α Α	ι A	Α	Α
Reset	0x000	000B7		0	0 0	0	0 (0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1 (1	1	1
ID																																
Α	RW	OPCODE		[0xF	F0]					0	рсо	de 1	that	ent	ters	the	e 32	2-bi	t ac	ldr	essii	ng r	noc	le.								
В	RW	BYTE0		[0xF	F0]					В	yte (0 fo	llov	ving	д ор	cod	le.															
С	RW	BYTE1		[0xF	F0]					В	yte :	1 fo	llov	ving	g by	te 0).															
D	RW	MODE								Ex	xten	ded	d ad	dre	ssir	ng n	nod	e.														
			NoInstr	0						D	o no	ot se	end	any	y in:	stru	ctic	n.														
			Opcode	1						Se	end	оро	ode	э.																		
			OpByte0	2						Se	end	оро	ode	e, by	yte).																
			All	3						Se	end	оро	ode	e, by	yte), b	yte:	1.														
E	RW	WIPWAIT								W	/ait	for	writ	te c	om	olet	e b	efo	re s	en	ding	со	mm	an	d.							
			Disable	0						N	o w	ait.																				
			Enable	1						W	/ait.																					
F	RW	WREN								Se	end	WR	EN	(wr	ite	ena	ble	ор	cod	le 0	x06) be	efor	e ir	nstr	uct	ion					
			Disable	0						D	o no	ot se	end	WF	REN																	
			Enable	1						Se	end	WR	EN.																			

6.19.10.31 CINSTRCONF

Address offset: 0x634

Custom instruction configuration register.

A new custom instruction is sent every time this register is written. The READY event will be generated when the custom instruction has been sent.

Bit n	umber			31 30	29 2	28 27	7 26	25 2	4 23	22 2	21 2	0 19	18	17 1	6 1	5 1	4 13	3 12	2 11	10	9	8	7	6	5	4 3	2	1	0
ID														Н	3 F	E	D	С	В	В	В	В	Α	Α	Α	A A	A	Α	Α
Rese	t 0x000	02000		0 0	0	0 0	0	0	0 0	0	0 (0 0	0	0 (0	0	1	0	0	0	0	0	0	0	0	0 0	0	0	0
ID																													
Α	RW	OPCODE		[025	5]				Op	code	e of	Custo	om i	nstr	ucti	ion.													
В	RW	LENGTH							Le	ngth	of c	usto	m in	stru	ctic	n ir	nu	ımb	er o	f by	tes								
			1B	1					Se	nd o	рсос	de or	ıly.																
			2B	2					Se	nd o	рсос	de, C	INST	RD/	ATO.	BYT	ΈO.												
			3B	3					Se	nd o	рсос	de, C	INST	RD/	ATO.	BYT	E0	-> C	INS	TRD	ATC	BY.	TE1						
			4B	4					Se	nd o	рсос	de, C	INST	RD/	ATO.	BYT	E0	-> C	INS	TRD	ATC	BY.	ГЕ2						
			5B	5					Se	nd o	рсос	de, C	INST	RD/	ATO.	BYT	E0	-> C	INS	TRD	ATC	BY.	ТЕЗ						
			6B	6					Se	nd o	рсос	de, C	INST	RD/	ATO.	BYT	E0	-> C	INS	TRD	AT1	.BY	TE4						



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B B B A A A A A A A
Reset	0x000	02000		0 0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID					
			7B	7	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE5.
			8B	8	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE6.
			9B	9	Send opcode, CINSTRDATO.BYTEO -> CINSTRDAT1.BYTE7.
С	RW	LIO2		[01]	Level of the IO2 pin (if connected) during transmission of custom
					instruction.
D	RW	LIO3		[01]	Level of the IO3 pin (if connected) during transmission of custom
					instruction.
E	RW	WIPWAIT			Wait for write complete before sending command.
			Disable	0	No wait.
			Enable	1	Wait.
F	RW	WREN			Send WREN (write enable opcode 0x06) before instruction.
			Disable	0	Do not send WREN.
			Enable	1	Send WREN.
G	RW	LFEN			Enable long frame mode. When enabled, a custom instruction transaction
					has to be ended by writing the LFSTOP field.
			Disable	0	Long frame mode disabled
			Enable	1	Long frame mode enabled
Н	RW	LFSTOP			Stop (finalize) long frame transaction
			Stop	1	Stop

6.19.10.32 CINSTRDATO

Address offset: 0x638

Custom instruction data register 0.

Bit nu	mber		31	30 2	29 2	8 2	7 26	5 25	24	23	22	21 :	20 :	19 :	18 1	17 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID			D	D	D [) () D	D	D	С	С	С	С	С	С	C (C E	3 E	3 B	В	В	В	В	В	Α	Α	Α	Α	A	Δ.	А А
Reset	0x000	00000	0	0	0 () (0	0	0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0	0	0	0	0 (0	0 0
ID																															
Α	RW	BYTE0	[0.	0xFI	F]					Dat	ta b	yte	0																		
В	RW	BYTE1	[0	0xFI	F]					Dat	ta b	yte	1																		
С	RW	BYTE2	[0.	0xFI	F]					Dat	ta b	yte	2																		
D	RW	BYTE3	[0	0xFI	F]					Dat	ta b	yte	3																		

6.19.10.33 CINSTRDAT1

Address offset: 0x63C

Custom instruction data register 1.

Bit nu	umber	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		D D D D D	D D C C C C C C C B B B B B B B A A A A A A
Rese	t 0x0000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
Α	RW BYTE4	[00xFF]	Data byte 4
В	RW BYTE5	[00xFF]	Data byte 5
С	RW BYTE6	[00xFF]	Data byte 6
D	RW BYTE7	[00xFF]	Data byte 7






6.19.10.34 IFTIMING

Address offset: 0x640

SPI interface timing.



6.19.11 Electrical specification

6.19.11.1 Timing specification

Symbol	Description	Min.	Тур.	Max.	Units
F _{QSPI,CLK}	SCK frequency			32	MHz
DC _{QSPI,CLK}	SCK duty cycle				%
F _{QSPI,XIP,16}	XIP fetch frequency for 16 bit instructions			8	MHz
F _{QSPI,XIP,32}	XIP fetch frequency for 32 bit instructions			4	MHz

6.20 RADIO — 2.4 GHz radio

The 2.4 GHz radio transceiver is compatible with multiple radio standards such as 1 Mbps, 2 Mbps and long range *Bluetooth* low energy. IEEE 802.15.4 250 kbps mode is fully supported as well as Nordic's proprietary 1 Mbps and 2 Mbps modes of operation.

Listed here are main features for the RADIO:

- Multidomain 2.4 GHz radio transceiver:
 - 1 Mbps, 2 Mbps and long range (125 kbps and 500 kbps mode) Bluetooth low energy modes
 - 250 kbps IEEE 802.15.4 mode
 - 1 Mbps and 2 Mbps Nordic proprietary modes
- Best in class link budget and low power operation
- Efficient data interface with EasyDMA support
- Automatic address filtering and pattern matching

EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, make it very easy to configure and use the RADIO. See RADIO block diagram on page 600 for details.






Figure 111: RADIO block diagram

The RADIO includes a device address match unit and an interframe spacing control unit that can be utilized to simplify address whitelisting and interframe spacing respectively in *Bluetooth* low energy and similar applications.

The RADIO also includes a received signal strength indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

6.20.1 Packet configuration

A radio packet contains the following fields: PREAMBLE, ADDRESS, SO, LENGTH, S1, PAYLOAD and CRC.

The content of a RADIO packet is illustrated in On air packet layout on page 600. The RADIO sends the different fields in the packet in the order they are illustrated below, from left to right:




Figure 112: On air packet layout

Not shown in the figure is the static payload add-on (the length of which is defined in STATLEN, and which is 0 bytes long in a standard BLE packet). The static payload add-on is sent between PAYLOAD and CRC fields. The radio sends the different fields in the packet in the order they are illustrated above, from left to right. The preamble will be sent with least significant bit first on air.

Not shown in the figure above is the static payload add-on (the length of which is defined in PCNF1.STATLEN, and which is 0 bytes long in a standard BLE packet). The static payload add-on is sent between the PAYLOAD and CRC fields.

PREAMBLE is sent with least significant bit first on-air. The size of the PREAMBLE depends on the mode selected in the MODE register:

- The PREAMBLE is one byte for MODE = Ble_1Mbit as well as all Nordic proprietary operating modes (MODE = Nrf_1Mbit and MODE = Nrf_2Mbit), and the PLEN field in the PCNFO register has to be set accordingly. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAA otherwise the PREAMBLE will be set to 0x55.
- For MODE = Ble_2Mbit the PREAMBLE has to be set to 2 byte long through the PLEN field in the PCNF0 register. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAAAA otherwise the PREAMBLE will be set to 0x5555.
- For MODE = Ble_LR125Kbit and MODE = Ble_LR500Kbit the PREAMBLE is 10 repetitions of 0x3C.

NOPDIC

For MODE = leee802154 250Kbit the PREAMBLE is 4 bytes long and set to all zeros.

Radio packets are stored in memory inside instances of a radio packet data structure as illustrated in In-RAM representation of radio packet - SO, LENGTH and S1 are optional on page 601. The PREAMBLE, ADDRESS, CI, TERM1, TERM2 and CRC fields are omitted in this data structure.




Figure 113: In-RAM representation of radio packet - SO, LENGTH and S1 are optional

The byte ordering on air is always least significant byte first for the ADDRESS and PAYLOAD fields and most significant byte first for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first on air. The CRC field is always transmitted and received most significant bit first. The bitendian, i.e. the order in which the bits are sent and received, of the SO, LENGTH, S1 and PAYLOAD fields can be configured via the ENDIAN in PCNF1.

The sizes of the SO, LENGTH and S1 fields can be individually configured via SOLEN, LFLEN and S1LEN in PCNFO respectively. If any of these fields are configured to be less than 8 bits long, the least significant bits of the fields are used.

If SO, LENGTH or S1 are specified with zero length their fields will be omitted in memory, otherwise each field will be represented as a separate byte, regardless of the number of bits in their on air counterpart.

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1 and PAYLOAD cannot exceed 258 bytes.

6.20.2 Address configuration

The on air radio ADDRESS field is composed of two parts, the base address field and the address prefix field.

The size of the base address field is configurable via BALEN in PCNF1. The base address is truncated from the least significant byte if the BALEN is less than 4. See Definition of logical addresses on page 601.

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

Table 35: Definition of logical addresses

The on air addresses are defined in the BASEn and PREFIXn registers, and it is only when writing these registers the user will have to relate to actual on air addresses. For other radio address registers such as the TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on air radio addresses and the logical addresses is described in Definition of logical addresses on page 601.



6.20.3 Data whitening

The RADIO is able to do packet whitening and de-whitening.

See WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received.

The whitening word is generated using polynomial $g(D) = D^7 + D^4 + 1$, which then is XORed with the data packet that is to be whitened, or de-whitened. See the figure below.




Figure 114: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet (except for the preamble and the address field).

The linear feedback shift register, illustrated in Data whitening and de-whitening on page 602 can be initialised via the DATAWHITEIV register.

6.20.4 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable, the address field can be excluded from the CRC calculation as well

See CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in CRC generation of an n bit CRC on page 602 where bit 0 in the CRCPOLY register corresponds to X^0 and bit 1 corresponds to X^1 etc. See CRCPOLY for more information.




Figure 115: CRC generation of an n bit CRC

As illustrated in CRC generation of an n bit CRC on page 602, the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches b_0 through b_n will be initialized with a predefined value specified in the CRCINIT register. When the whole packet is clocked through the CRC generator, latches b_0 through b_n will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception but it is not available to be read by the CPU at any time. A received CRC can however be read by the CPU via the RXCRC register independent of whether or not it has passed the CRC check.

The length (n) of the CRC is configurable, see CRCCNF for more information.



After the whole packet including the CRC has been received, the RADIO will generate a CRCOK event if no CRC errors were detected, or alternatively generate a CRCERROR event if CRC errors were detected.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

6.20.5 Radio states

Tasks and events are used to control the operating state of the RADIO.

The RADIO can enter the states described the table below.

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum
RXRU	The radio is ramping up and preparing for reception
RXIDLE	The radio is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The radio is ramping up and preparing for transmission
TXIDLE	The radio is ready for transmission to start
TX	The radio is transmitting a packet
RXDISABLE	The radio is disabling the receiver
TXDISABLE	The radio is disabling the transmitter

Table 36: RADIO state diagram

An overview state diagram for the RADIO is illustrated in Radio states on page 603.

Note: The END to START shortcut should not be used with Ble_LR125Kbit, Ble_LR500Kbit and leee802154_250Kbit modes. Rather the PHYEND to START shortcut.




Figure 116: Radio states

This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state. If a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behaviour. As illustrated in Radio states on page 603, the PAYLOAD event is always generated even if the payload is zero.

6.20.6 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode.



See TXRU in Radio states on page 603 and Transmit sequence on page 604. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiate. A packet transmission is initiated by triggering the START task. As illustrated in Radio states on page 603 the START task can first be triggered after the RADIO has entered into the TXIDLE state.




Figure 117: Transmit sequence

Transmit sequence on page 604 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Transmit sequence on page 604 the RADIO will by default transmit '1's between READY and START, and between END and DISABLED. What is transmitted can be programmed through the DTX field in the MODECNFO register.

A slightly modified version of the transmit sequence from Transmit sequence on page 604 is illustrated in Transmit sequence using shortcuts to avoid delays on page 604 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 118: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in Transmission of multiple packets on page 605.






Figure 119: Transmission of multiple packets

6.20.7 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp up in RX mode See RXRU in Radio states on page 603 and Receive sequence on page 605.




Figure 120: Receive sequence

An RXRU ramp up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in Radio states on page 603 the START task can first be triggered after the RADIO has entered into the RXIDLE state.

Receive sequence on page 605 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated Receive sequence on page 605 the RADIO will be listening and possibly receiving undefined data, represented with an 'X', from START and until a packet with valid preamble (P) is received.

A slightly modified version of the receive sequence from Receive sequence on page 605 is illustrated in Receive sequence using shortcuts to avoid delays on page 606 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.






Figure 121: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets as illustrated in Reception of multiple packets on page 606.




Figure 122: Reception of multiple packets

6.20.8 Received signal strength indicator (RSSI)

The RADIO implements a mechanism for measuring the power in the received signal. This feature is called received signal strength indicator (RSSI).

The RSSI is measured continuously and the value filtered using a single-pole IIR filter. After a signal level change, the RSSI will settle after approximately RSSI_{SETTLE}.

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI_{PERIOD}. The RSSISAMPLE will hold the filtered received signal strength after this sample period.

For the RSSI sample to be valid, the RADIO has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

6.20.9 Interframe spacing

Interframe spacing is the time interval between two consecutive packets.



It is defined as the time, in microseconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval, as specified in the TIFS register, as long as the TIFS is not specified to be shorter than the RADIO's turnaround time, i.e. the time needed to switch off the receiver, and then switch the transmitter back on. The TIFS register can be written any time before the last bit on air is received.

This timing is illustrated in the figure below.




Figure 123: IFS timing detail

As illustrated, the TIFS duration starts after the last bit on air (just before the END event), and elapses with first bit being transmitted on air (just after READY event).

TIFS is only enforced if END_DISABLE and DISABLED_TXEN or END_DISABLE and DISABLED_RXEN shortcuts are enabled. TIFS is qualified for use in BLE_1MBIT, BLE_2MBIT, BLE_LR125KBIT, BLE_LR500KBIT and leee802154_250Kbit mode using the default ramp-up mode. SHORTS and TIFS are not double-buffered, and can be updated at any point in time before the last bit on air is received. The MODE register is double-buffered and sampled at the TXEN or RXEN task.

6.20.10 Device address match

The device address match feature is tailored for address whitelisting in a *Bluetooth* low energy and similar implementations.

This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian, see PCNF1.ENDIAN.

The device address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the *Bluetooth* Core Specification for more information about device addresses, TxAdd and whitelisting.

The RADIO is able to listen for eight different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.



6.20.11 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received.

By using shortcuts, this counter can be started from different events generated by the RADIO and hence count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on BCSTOP, STOP, END and DISABLE tasks.

The figure below illustrates how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 124: Bit counter example

6.20.12 IEEE 802.15.4 operation

With the MODE=Ieee802154_250kbit the radio module will comply with the IEEE 802.15.4-2006 standard implementing its 250 kbps 2450MHz O-QPSK PHY.

The IEEE 802.15.4 standard differs from Nordic's proprietary and *Bluetooth* low energy modes. Obvious differences are modulation scheme and channel structure, but also packet structure, security and medium access control.

The main features of the IEEE 802.15.4 mode are:

- Ultra low power 250 kbps 2450MHz IEEE 802.15.4-2006 compliant link
- Clear channel assessment
- · Energy detection scan
- CRC generation

6.20.12.1 Packet structure

The IEEE 802.15.4 standard defines an on the air frame/packet that is different from what is used in BLE mode.



The following figure provides an overview of the physical frame structure and its timing:

160 μs		→ 32 μs	<=4064 μs
	PHY proto	col data uni	t (PPDU)
Preamble sequence	SFD	Length	PHY payload
5 octets synchronization heade	r (SHR)	1 octet (PHR)	Maximum 127 octets (PSDU)
			MAC protocol data unit (MPDU)

Figure 125: IEEE 802.15.4 frame format - PHY layer frame structure (PPDU)

The standard uses the term octet as storage unit for 8 bits within the PPDU. For timing, the value symbol is used, and it has the duration of $16 \mu s$.

The total usable payload (PSDU) is 127 octets, but when CRC is being used, this is reduced to 125 octets of usable payload.

The preamble sequence consists of four octets that are all zero. These are used for the radio receiver to synchronize on. Following the four octets is a single octet named start of frame delimiter (SFD) with a fixed value of 0xA7. The user can program an alternative SFD through the SFD register. This feature is provided for an initial level of frame filtering for those who choose non-standard compliance. It is a valuable feature when operating in a congested or private network. The preamble sequence and the SFD are generated by the radio module, and are not programmed by the user into the frame buffer.

The PHY header (PHR) is a single octet following the synchronization header (SHR). The least significant seven bits denote the frame length of the following PSDU. The most significant bit is reserved and is set to zero for frames that are standard compliant. The radio module will report all eight bits and it can potentially be used to carry some information. The PHR is the first byte that will be written to the frame data memory pointed to by PACKETPTR. Frames with zero length will be discarded, and the FRAMESTART event will not be generated in this case.

The next N octets will carry the data of the PHY packet, where N equals the value of the PHR. For an implementation also using the IEEE 802.15.4 MAC layer, the PHY data will be a MAC frame of N-2 octets since two octets will occupy a CRC field.

An IEEE 802.15.4 MAC frame will always consist of a header (the frame control field (FCF), sequence number and addressing fields), a payload, and the 16-bit frame control sequence (FCS), as as illustrated in the figure below.




Figure 126: IEEE 802.15.4 frame format - MAC layer frame structure (MPDU)

The two FCF octets contain information about what type of frame this is, what addressing it uses, and other control flags. This field is decoded when using the assisted operating modes offered by the radio.



The sequence number is a single octet in size and is unique for a frame. It will be used in the associated acknowledgement frame sent upon successful frame reception.

The addressing field can be zero (acknowledgement frame) or up to 20 octets in size. The field is used to direct packets to the correct recipient as well as denoting its origin. IEEE 802.15.4 bases it's addressing on networks being organized in PANs with 16-bit identifier and nodes having a 16-bit or 64-bit address. In the assisted receive mode, these parameters are analyzed for address matching and acknowledgement.

The MAC payload carries the data of the next higher layer, or in the case of a MAC command frame information used by the MAC layer itself.

The two last octets contain the 16-bit ITU-T CRC. The FCS is calculated over the MAC header (MHR) and MAC payload (MSDU) parts of the frame. This field is calculated automatically when sending a frame, or indicated in the CRCSTATUS register when a frame is received. This feature is taken care of autonomously, by the CRC module (if configured).

6.20.12.2 Operating frequencies

The IEEE 802.15.4 standard defines 16 channels [11 - 26] of 5 MHz each in the 2450 MHz frequency band.

The FREQUENCY register of the radio module must be programmed according to table below for correct operation on the center frequency defined for each channel.

IEEE 802.15.4 channel	Center frequency (MHz)	FREQUENCY setting
Channel 11	2405	5
Channel 12	2410	10
Channel 13	2415	15
Channel 14	2420	20
Channel 15	2425	25
Channel 16	2430	30
Channel 17	2435	35
Channel 18	2440	40
Channel 19	2445	45
Channel 20	2450	50
Channel 21	2455	55
Channel 22	2460	60
Channel 23	2465	65
Channel 24	2470	70
Channel 25	2475	75
Channel 26	2480	80

Table 37: IEEE 802.15.4 center frequency definition

6.20.12.3 Energy detection (ED)

The IEEE 802.15.4 standard requires that it is possible to sample the received signal power within the bandwidth of a channel for the purpose of determining presence of activity.

There should be no attempt made to decode the signals on the channel, and this is done by disabling the shortcut between READY event and START task before putting the radio in receive mode. The energy detection (ED) measurement time where RSSI samples are averaged over is 8 symbol periods (128 μ s). The standard further specifies the measurement to be a number between 0 and 0xFF - where 0 shall indicate received power less than 10 dB above the selected receiver sensitivity. The power range of the ED values must be at least 40 dB with a linear mapping with accuracy of \pm 6 dB. See section 6.9.7 Receiver ED in the IEEE 802.15.4 standard for further details. An example of an ED scan is given below.



Below is a code snippet showing how to perform a single energy detection measurement and convert to IEEE 802.15.4 scale.

```
#define ED_RSSISCALE 4 // From electrical specifications
uint8_t sample_ed(void)
{
   int val;
   NRF_RADIO->TASKS_EDSTART = 1; // Start
   while (NRF_RADIO->EVENTS_EDEND != 1) {
        // CPU can sleep here or do something else
        // Use of interrupts are encouraged
      }
   val = NRF_RADIO->EDSAMPLE; // Read level
   return (uint8_t) (val>63 ? 255 : val*ED_RSSISCALE); // Convert to IEEE 802.15.4 scale
}
```

For scaling between hardware value and dBm, see Conversion between hardware value and dBm on page 612.

It is the mlme-scan.req primitive of the MAC layer that is using the ED measurement to detect channels where there might be wireless activity. To assist this primitive a taylored mode of operation is available where the ED measurement runs for a defined number of iterations where it keeps track of the maximum ED level. This is enganged by writing the EDCNT register to a value different from 0, it will then run the specified number of iterations reporting the maximum energy measurement in the EDSAMPLE register. The scan is started with EDSTART task and its end indicated with the EDEND event. This greatly reduces the interrupt frequency and hence power consumtion. The figure below shows how the ED measurement will operate depending on the EDCNT register.

EDCNT = 0 EDSTART EDEND 128 μs




Figure 127: Energy detection measurement examples

An ongoing scan can always be stopped by writing the EDSTOP task. It will be followed by the EDSTOPPED event when the module has terminated.

6.20.12.4 Clear channel assessment (CCA)

IEEE 802.15.4 implements a listen-before-talk channel access method to avoid collisions when transmitting - namely carrier sense multiple access with collision avoidance (CSMA-CA). The key part of this is measuring if the wireless medium is busy or not.



At least three methods must be supported:

- Mode 1 (energy above threshold): The medium is reported busy upon detecting any energy above the ED threshold
- Mode 2 (carrier sense only): The medium is reported busy upon detection of a signal compliant with the IEEE 802.15.4 standard with the same modulation and spreading characteristics
- Mode 3 (carrier sense and threshold): The medium is reported busy by logically ANDing or ORing the results from mode 1 and mode 2.

It is furthermore specified that the clear channel assessment should survey a period equal to 8 symbols or $128 \, \mu s$.

The radio module has to be in receive mode and be able to recived correct packets when performing the CCA. The shortcut between READY and START must be disabled if baseband processing is not to be performed while the measurement is running.

Mode 1 is enabled by first configuring the field CCAMODE=EdMode in CCACTRL and writing the CCAEDTHRES field to a chosen value. When the CCASTART task is written the radio module will perform a ED measurement for 8 symbols and compare the measured level with that found in the CCAEDTHRES field. If the measured value is higher than or equal to this threshold the CCABUSY event is generated - the CCAIDLE event is generated if the measured level is less than the threshold.

The conversion from CCAEDTHRES, CCA or EDLEVEL value to dBm can be done with the following equation, where VAL_{HARDWARE} is the hardware-reported values, being either CCAEDTHRES, CCA or EDLEVEL, and constants ED_RSSISCALE and ED_RSSIOFFS are from electrical specifications:

P_{RF}[dBm] = ED_RSSIOFFS + ED_RSSISCALE x VAL_{HARDWARE}

Figure 128: Conversion between hardware value and dBm

Mode 2 is enabled by configuring the CCAMODE=CarrierMode. In carrier mode the module will sample to see if a valid SFD is found during the 8 symbols. If a valid SFD is seen the CCABUSY event is generated and the node should not send any data. The CCABUSY event is also generated if the scan was performed during an ongoing frame reception. In the case where the measurement period completes with no SFD detection the CCAIDLE task is generated. With the CCA_CORR_COUNT unequal to zero the algorithm will look at the correlator output in addition to the SFD detection signal. If a SFD is reported during the scan period it will terminate immidiately indicating busy medium. Similarly, if the number of peaks above CCA_CORRTHRES crosses the CCA_CORR_COUNT the CCABUSY event is generated. If less than CCA_CORR_COUNT crossings are found and no SFD is reported the CCAIDLE signal will be generated and it is ok for the node to commence sending data.

With the CCA_MODE=CarrierAndEdMode or CCA_MODE=CarrierOrEdMode a logical combination of the result from running both mode 1 and mode 2 is performed. The CCABUSY or CCAIDLE signal will be generated based on an ANDing or ORing of the internal signals from performing both the energy detection and carrier detection scans.

An ongoing CCA can always be stopped by issuing the CCASTOP task. This will trigger the associated CCASTOPPED event.

For CCA mode automation there are three shortcuts available. One is between CCAIDLE and TXEN. This short must always be used in conjunction with the short between CCAIDLE and STOP. This automation is provided so that the radio can automatically switch between RX (when performing the CCA) and to TX where the packet is sent. The last shortcut associated with the CCA mode is between CCABUSY and DISABLE. This will cause the radio to be disabled whenever the CCA reports a busy medium.

Another handy shortcut is between RXREADY and CCASTART. When the radio has ramped up into RX mode it can immidiately start a CCA.



6.20.12.5 Cyclic redundancy check (CRC)

IEEE 802.15.4 uses a 16-bit ITU-T cyclic redundancy check (CRC) calculated over the MAC header (MHR) and MAC service data unit (MSDU).

The standard defines the following generator polynomial:

$$G(x) = x^{16} + x^{12} + x^5 + 1$$

In receive mode the radio will trigger the CRC module when the first octet after the frame length (PHR) is received. The CRC will then update on each consecutive octet received. When a complete frame is received the CRCSTATUS register will be updated accordingly and the EVENTS_CRCOK or EVENTS_CRCERROR generated. When the CRC module is enabled it will not write the two last octets (CRC) to the frame Data RAM. When transmitting the CRC will be computed on the fly, starting with the first octet after PHR, and inserted as the two last octets in the frame. The EasyDMA will fetch frame length - 2 octets from DataRAM and insert the CRC octets insitu.

Below is a code snippet for configuring the CRC module for correct operation when in IEEE 802.15.4 mode. The CRCCNF is written to 16-bit CRC and the CRCPOLY is written to 0x121. The start value used by IEEE 802.15.4 is zero and CRCINIT is configured to reflect this.

```
/* 16-bit CRC with ITU-T polynomial with 0 as start condition*/
write_reg(NRFRADIO_REG(CRCCNF), 0x202);
write_reg(NRFRADIO_REG(CRCPOLY), 0x11021);
write_reg(NRFRADIO_REG(CRCINIT), 0);
```

The ENDIANESS subregister must be set to little-endian since the FCS field is transmitted leftmost bit first.

6.20.12.6 Transmit sequence

The transmission is started by first putting the radio in receive mode sending the RXEN task.

An outline of the IEEE 802.15.4 transmission is illustrated in the figure below.




Figure 129: IEEE 802.15.4 transmit sequence

The receiver will ramp up and enter the RXIDLE state where the READY event is generated. Upon receiving the ready event the CCA is started by writing to the CCASTART task register. The chosen mode of assessment (CCA_MODE register) will be performed and signal the CCAIDLE or CCABUSY event 128 µs later. If the CCABUSY is received the radio will have to retry the CCA after a specific back off period as outlined in the IEEE 802.15.4 standard (see Figure 69 in section 7.5.1.4 The CSMA-CA algorithm of the standard).

When the CCAIDLE event on the other hand is generated the user shall write to the TXEN task register to enter the TXRU state. The READY event will be generated when the radio is in TXIDLE state and ready



to transmit. With the PACKETPTR pointing to the length (PHR) field of the frame the START task can be written. The radio will send the four octet preamble sequence followed by the start of frame delimiter (SFD register). The first byte read from the Data RAM is the length field (PHR) followed by the transmission of the number of bytes indicated as the frame length. If the CRC module is configured it will run for PHR-2 octets. The last two octets will be substituted with the results from running the CRC. The necessary CRC parameters are sampled on the START task. The FCS field of the frame is little endian.

In addition to the already available shortcuts, one is provided between READY event and CCASTART task so that a CCA can automatically start when the receiver is ready. And a second shortcut has been added between CCAIDLE event and the TXEN task so that upon detecting a clear channel the radio can immediately enter transmit mode.

6.20.12.7 Receive sequence

The reception is started by first putting the radio in receive mode. Writing to the RXEN task the radio will start ramping up and enter the RXRU state.

When the READY event is generated the radio has entered the RXIDLE mode. For the baseband processing to be enabled the START task must be written. An outline of the IEEE 802.15.4 reception can be found in figure below.




Figure 130: IEEE 802.15.4 receive sequence

When a valid SHR is received the radio will start storing future octets (starting with PHR) to the data memory pointed to by PACKETPTR. After the SFD octet is received the FRAMESTART event is generated. If the CRC module is enabled it will start updating with the second byte received (first byte in payload) and run for the full frame length. The two last bytes in the frame is not written to DataRAM when CRC is configured. However, if the result of the CRC after running the full frame is zero the CRCOK event will be generated. The END event is generated when the last octet has been received and is available in DataRAM.

When a packet is received a link quality indicator (LQI) is also generated and appended immediately after the last received octet. When using IEEE 802.15.4 compliant frame this will be just after the MSDU since the FCS is not reported. In the case of a non-complient frame it will be appended after the full frame. The LQI reported by hardware must be converted to IEEE 802.15.4 range by an 8-bit saturating multiplication by 4, as shown in the code example for ED sampling. The LQI is only valid for frames equal to or longer than three octets. When receiving a frame the RSSI (reported as negative dB) will be measured at three points during the reception. These three values will be sorted and the middle one selected (median 3) for then to be remapped within the LQI range. The following figure illustrates the LQI measurement and how the data is arranged in the DataRAM:






Figure 131: IEEE 802.15.4 frame in Data RAM

A shortcut has been added between FRAMESTART event and the BCSTART task. This can be used to trigger a BCMATCH event after N bits, such as when inspecting the MAC addressing fields.

6.20.12.8 Interframe spacing (IFS)

The IEEE 802.15.4 standard defines a specific time that is alotted for the MAC sublayer to process received data. Usage of this interframe spacing (IFS) comes into play to avoid that two frames are transmitted too close to eachother in time. If the a transmission is requesting an acknowledgement, the speration to the second frame shall be at least an IFS period.

The IFS is determined to be:

- IFS equals macMinSIFSPeriod (12 symbols) if the MPDU is less than or equal to aMaxSIFSFrameSize (18 octets) octets
- IFS equals macMinLIFSPeriod (40 symbols) if the MPDU is larger than aMaxSIFSFrameSize

Using the efficient assisted modes in the radio module the TIFS will be programmed with the correct value based on the frame being transmitted. If the assisted modes are not being used the user must update the TIFS register manually. The figure below provides details on what IFS period is valid in both acknowledged and unacknowledged transmissions.






Figure 132: Interframe spacing examples

6.20.13 EasyDMA

The RADIO uses EasyDMA for reading of data packets from and writing to RAM, without CPU involvement.

As illustrated in RADIO block diagram on page 600, the RADIO's EasyDMA utilizes the same PACKETPTR for receiving and transmitting packets. This pointer should be reconfigured by the CPU each time before RADIO is started by the START task. The PACKETPTR registers is double-buffered, meaning that it can be updated and prepared for the next transmission.

Important: If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

The END event indicates that the last bit has been processed by the radio. The DISABLED event is issued to acknowledge that a DISABLE task is done.

The structure of a radio packet is described in detail in Packet configuration on page 600. The data that is stored in Data RAM and transported by EasyDMA consists of the following fields:

- S0
- LENGTH
- S1
- PAYLOAD

In addition, a static add-on is sent immediately after the payload.

The size of each of the above fields in the frame is configurable (see Packet configuration on page 600), and the space occupied in RAM depends on these settings. A size of zero is possible for any of the fields, it is up to the user to make sure that the resulting frame complies with the RF protocol chosen.

All fields are extended in size to align with a byte boundary in RAM. For instance a 3 bit long field on air will occupy 1 byte in RAM while a 9 bit long field will be extended to 2 bytes.

The radio packets elements can be configured as follows:

- CI, TERM1 and TERM2 fields are only present in Bluetooth low energy long range mode
- S0 is configured through the S0LEN field in PCNF0
- LENGTH is configured through the LFLEN field in PCNFO
- S1 is configured through the S1LEN field in PCNF0
- Size of the payload is configured through the value in RAM corresponding to the LENGTH field
- Size of the static add-on to the payload is configured through the STATLEN field in PCNF1

The MAXLEN field in the PCNF1 register configures the maximum packet payload plus add-on size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means

NORDIC SEMICONDUCTOR

that if the packet payload length defined by PCNF1.STATLEN and the LENGTH field in the packet specifies a packet larger than MAXLEN, the payload will be truncated at MAXLEN.

Note: The MAXLEN includes the payload and the add-on, but excludes the size occupied by the SO, LENGTH and S1 fields. This has to be taken into account when allocating RAM.

If the payload and add-on length is specified larger than MAXLEN, the RADIO will still transmit or receive in the same way as before, except the payload is now truncated to MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to MAXLEN.

Note: If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

The END event indicates that the last bit has been processed by the radio. The DISABLED event is issued to acknowledge that an DISABLE task is done.

6.20.14 Registers

Instances

Instance	Base address	Description
RADIO	0x40001000	2.4 GHz radio

Register overview

Register	Offset	Description
TASKS_TXEN	0x000	Enable RADIO in TX mode
TASKS_RXEN	0x004	Enable RADIO in RX mode
TASKS_START	0x008	Start RADIO
TASKS_STOP	0x00C	Stop RADIO
TASKS_DISABLE	0x010	Disable RADIO
TASKS_RSSISTART	0x014	Start the RSSI and take one single sample of the receive signal strength
TASKS_RSSISTOP	0x018	Stop the RSSI measurement
TASKS_BCSTART	0x01C	Start the bit counter
TASKS_BCSTOP	0x020	Stop the bit counter
TASKS_EDSTART	0x024	Start the energy detect measurement used in IEEE 802.15.4 mode
TASKS_EDSTOP	0x028	Stop the energy detect measurement
TASKS_CCASTART	0x02C	Start the clear channel assessment used in IEEE 802.15.4 mode
TASKS_CCASTOP	0x030	Stop the clear channel assessment
EVENTS_READY	0x100	RADIO has ramped up and is ready to be started
EVENTS_ADDRESS	0x104	Address sent or received
EVENTS_PAYLOAD	0x108	Packet payload sent or received
EVENTS_END	0x10C	Packet sent or received
EVENTS_DISABLED	0x110	RADIO has been disabled
EVENTS_DEVMATCH	0x114	A device address match occurred on the last received packet
EVENTS_DEVMISS	0x118	No device address match occurred on the last received packet
EVENTS_RSSIEND	0x11C	Sampling of receive signal strength complete
EVENTS_BCMATCH	0x128	Bit counter reached bit count value
EVENTS_CRCOK	0x130	Packet received with CRC ok
EVENTS_CRCERROR	0x134	Packet received with CRC error



Register	Offset	Description
EVENTS FRAMESTART	0x138	IEEE 802.15.4 length field received
EVENTS_EDEND	0x13C	Sampling of energy detection complete. A new ED sample is ready for readout from the
EVENTS_EDEND	UNISC	RADIO.EDSAMPLE register.
EVENTS_EDSTOPPED	0x140	The sampling of energy detection has stopped
EVENTS_CCAIDLE	0x144	Wireless medium in idle - clear to send
EVENTS_CCABUSY	0x148	Wireless medium busy - do not send
EVENTS_CCASTOPPED	0x14C	The CCA has stopped
EVENTS_RATEBOOST	0x150	Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit.
EVENTS_TXREADY	0x154	RADIO has ramped up and is ready to be started TX path
EVENTS_RXREADY	0x158	RADIO has ramped up and is ready to be started RX path
EVENTS_MHRMATCH	0x15C	MAC header match found
EVENTS_SYNC	0x168	Preamble indicator.
EVENTS_PHYEND	0x16C	Generated in Ble_LR125Kbit, Ble_LR500Kbit and leee802154_250Kbit modes when last bit is sent on air.
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x40C	CRC field of previously received packet
DAI	0x410	Device address match index
PDUSTAT	0x414	Payload status
PACKETPTR	0x504	Packet pointer
FREQUENCY	0x508	Frequency
TXPOWER	0x50C	Output power
MODE	0x510	Data rate and modulation
PCNF0	0x514	Packet configuration register 0
PCNF1	0x518	Packet configuration register 1
BASE0	0x51C	Base address 0
BASE1	0x520	Base address 1
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C	Transmit address select
RXADDRESSES	0x530	Receive address select
CRCCNF	0x534	CRC configuration
CRCPOLY	0x538	CRC polynomial
CRCINIT	0x53C	CRC initial value
TIFS	0x544	Interframe spacing in µs
RSSISAMPLE	0x548	RSSI sample
STATE	0x550	Current radio state
DATAWHITEIV	0x554	Data whitening initial value
BCC	0x560	Bit counter compare
DAB[0]	0x600	Device address base segment 0
DAB[1]	0x604	Device address base segment 1
DAB[2]	0x608	Device address base segment 2
DAB[3]	0x60C	Device address base segment 3
DAB[4]	0x610	Device address base segment 4
DAB[5]	0x614	Device address base segment 5
DAB[6]	0x618	Device address base segment 6
DAB[7]	0x61C	Device address base segment 7
DAP[0]	0x620	Device address prefix 0
DAP[1]	0x624	Device address prefix 1
DAP[2]	0x628	Device address prefix 2



Register	Offset	Description
DAP[3]	0x62C	Device address prefix 3
DAP[4]	0x630	Device address prefix 4
DAP[5]	0x634	Device address prefix 5
DAP[6]	0x638	Device address prefix 6
DAP[7]	0x63C	Device address prefix 7
DACNF	0x640	Device address match configuration
MHRMATCHCONF	0x644	Search pattern configuration
MHRMATCHMAS	0x648	Pattern mask
MODECNF0	0x650	Radio mode configuration register 0
SFD	0x660	IEEE 802.15.4 start of frame delimiter
EDCNT	0x664	IEEE 802.15.4 energy detect loop count
EDSAMPLE	0x668	IEEE 802.15.4 energy detect level
CCACTRL	0x66C	IEEE 802.15.4 clear channel assessment control
POWER	0xFFC	Peripheral power control

6.20.14.1 TASKS_TXEN

Address offset: 0x000

Enable RADIO in TX mode

Bit nu	ımber			31 30 29 28 27 2	26 25 24	23 22 23	20 19	18 17	16 15 1	.4 13 1	2 11 1	0 9	8	7 (6 5	4	3 2	2 1	0
ID																			Α
Reset	0x000	00000		0 0 0 0 0 0	0 0 0	0 0 0	0 0	0 0	0 0	0 0 0	0 0	0	0	0 (0 0	0	0 (0	0
ID																			
Α	W	TASKS_TXEN				Enable F	ADIO ir	n TX ma	de										
			Trigger	1		Trigger t	ask												

6.20.14.2 TASKS_RXEN

Address offset: 0x004


Enable RADIO in RX mode

Bit nu	umber			31 30 29 28 27	26 25 24	23 22 21	20 19	18 17	16 15 1	4 13 12	2 11 1	.0 9	8	7	6 5	4	3	2	1 0
ID																			Α
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0 0	0 0	0 0	0 0 0	0 0	0	0 0	0	0	0 0	0	0	0	0 0
ID																			
Α	W	TASKS_RXEN				Enable R	ADIO in	RX mc	de										
			Trigger	1		Trigger ta	ask												

6.20.14.3 TASKS START

Address offset: 0x008

Start RADIO






6.20.14.4 TASKS_STOP

Address offset: 0x00C


Stop RADIO



6.20.14.5 TASKS DISABLE

Address offset: 0x010

Disable RADIO



6.20.14.6 TASKS_RSSISTART

Address offset: 0x014


Start the RSSI and take one single sample of the receive signal strength

Bit nu	ımber			31	30	29	28	27 2	26 2	25 :	24 2	23	22 2	21 2	20 1	19	18 :	17 1	16 :	L5 1	.4	13 1	2 1	111	0 9	8	7	6	5	4	3	2	1	0
ID																																		Α
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 () (0	0	0	0	0	0	0	0	0
ID																																		
Α	W	TASKS_RSSISTART									9	Sta	rt th	ne F	RSSI	an	d ta	ke	one	iiz s	ngle	saı	mp	le o	fth	e re	cei	e s	igna	al st	ren	gth		_
			Trigger	1							1	Trig	ger	tas	k																			

6.20.14.7 TASKS_RSSISTOP

Address offset: 0x018

Stop the RSSI measurement




6.20.14.8 TASKS_BCSTART

Address offset: 0x01C




Start the bit counter



6.20.14.9 TASKS BCSTOP


Address offset: 0x020 Stop the bit counter



6.20.14.10 TASKS EDSTART

Address offset: 0x024


Start the energy detect measurement used in IEEE 802.15.4 mode



6.20.14.11 TASKS_EDSTOP

Address offset: 0x028


Stop the energy detect measurement



6.20.14.12 TASKS_CCASTART

Address offset: 0x02C


Start the clear channel assessment used in IEEE 802.15.4 mode



6.20.14.13 TASKS_CCASTOP

Address offset: 0x030


Stop the clear channel assessment



6.20.14.14 EVENTS_READY


Address offset: 0x100

RADIO has ramped up and is ready to be started



6.20.14.15 EVENTS ADDRESS

Address offset: 0x104
Address sent or received



6.20.14.16 EVENTS_PAYLOAD

Address offset: 0x108

Packet payload sent or received



Bit nur	mber			31 30 29 28 27 26 25 2	24	23 :	22 2	21 2	0 19	9 18	17	16 1	5 14	13	12	11 1	0 9	8	7	6	5	4	3 2	1	0
ID																									Α
Reset	0x0000	00000		0 0 0 0 0 0 0	0	0	0	0 0	0	0	0	0 (0 0	0	0	0 (0	0	0	0	0	0	0	0	0
ID																									
Α	RW	EVENTS_PAYLOAD				Pac	ket	payl	oad	ser	nt or	rece	eivec	ı											
			NotGenerated	0		Eve	nt n	ot g	ene	rate	ed														
			Generated	1		Eve	nt g	ene	rate	d															

6.20.14.17 EVENTS_END


Address offset: 0x10C

Packet sent or received

Bit nu	ımber			31	30 29	9 28	3 27	26 2	25 2	24 2	3 22	2 21	20	19 1	18 1	7 16	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3	2 1	. 0
ID																														Α
Reset	0x000	00000		0	0 0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
ID																														
Α	RW	EVENTS_END								P	acke	et se	nt o	r re	ceiv	ed														
			NotGenerated	0						Ev	vent	not	t ger	nera	ited															
			Generated	1						Ev	vent	ger	nera	ted																

6.20.14.18 EVENTS_DISABLED

Address offset: 0x110 RADIO has been disabled



6.20.14.19 EVENTS_DEVMATCH

Address offset: 0x114

A device address match occurred on the last received packet


Bit nu	ımber			31	30	29 2	8 2	27 2	6 25	5 24	1 23	22	21	20 1	19 1	18 1	7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID																																Α
Reset	0x000	00000		0	0	0 (0 (0 (0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0
ID																																
Α	RW	EVENTS_DEVMATCH	I								Αd	devi	ce a	addr	ess	ma	tch	осс	urre	d o	n th	ne la	st r	rece	ive	d p	ack	et				
			NotGenerated	0							Ev	ent	not	gen	era	ited																
			Generated	1							Ev	ent	gen	erat	ed																	

6.20.14.20 EVENTS_DEVMISS

Address offset: 0x118

No device address match occurred on the last received packet






6.20.14.21 EVENTS_RSSIEND

Address offset: 0x11C

Sampling of receive signal strength complete

A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register




6.20.14.22 EVENTS_BCMATCH

Address offset: 0x128

Bit counter reached bit count value

Bit counter value is specified in the RADIO.BCC register




6.20.14.23 EVENTS CRCOK

Address offset: 0x130

Packet received with CRC ok






6.20.14.24 EVENTS_CRCERROR

Address offset: 0x134


Packet received with CRC error



6.20.14.25 EVENTS_FRAMESTART

Address offset: 0x138


IEEE 802.15.4 length field received



6.20.14.26 EVENTS EDEND

Address offset: 0x13C

Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register.




6.20.14.27 EVENTS_EDSTOPPED

Address offset: 0x140




The sampling of energy detection has stopped



6.20.14.28 EVENTS CCAIDLE

Address offset: 0x144


Wireless medium in idle - clear to send



6.20.14.29 EVENTS_CCABUSY


Address offset: 0x148

Wireless medium busy - do not send



6.20.14.30 EVENTS CCASTOPPED

Address offset: 0x14C
The CCA has stopped



6.20.14.31 EVENTS_RATEBOOST


Address offset: 0x150





Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit.


Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to Ble_LR500Kbit.



6.20.14.32 EVENTS TXREADY

Address offset: 0x154


RADIO has ramped up and is ready to be started TX path



6.20.14.33 EVENTS RXREADY

Address offset: 0x158

RADIO has ramped up and is ready to be started RX path




6.20.14.34 EVENTS MHRMATCH

Address offset: 0x15C

MAC header match found






6.20.14.35 EVENTS SYNC

Address offset: 0x168
Preamble indicator.


A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit or leee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.



6.20.14.36 EVENTS PHYEND

Address offset: 0x16C


Generated in Ble_LR125Kbit, Ble_LR500Kbit and Ieee802154_250Kbit modes when last bit is sent on air.



6.20.14.37 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks





Bit nu	mbar			21 20	. 20 2	10 27	20.2	г э.	1 22 7	22 21 :	20	10 1	10	171	C 1	Г 1	1 1	2 1	2 1	1 10		0	7		Г	4	2	2	1 0
	mber			31 30	1 29 2	.6 27	20 2	O 24	+ 23 2) 9								
ID												S F										Н							ВА
Reset	0x000			0 0	0 (0 0	0 0	0	0	0 0	0	0 (0	0 (0	0 () (0) (0	0	0	0	0	0	0	0	0	0 0
ID	R/W	Field	Value ID	Value					Des	criptio	n																		
			Enabled	1						ble sh																			
В	RW	END_DISABLE								rtcut b			n e	ven	t El	ND a	and	tas	k D	ISAI	BLE								
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
С	RW	DISABLED_TXEN								rtcut b			n e	ven	t D	SAE	BLE	D ar	nd t	ask	TXI	EN							
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
D	RW	DISABLED_RXEN								rtcut b			n e	ven	t D	SAE	BLE	D ar	nd t	ask	RXI	EN							
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
Е	RW	ADDRESS_RSSISTART		_						rtcut b			n e	ven	t A	DDF	RESS	an	d t	isk	RSS	ISTA	ART						
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
F	RW	END_START		_						rtcut b			n e	ven	t El	ND a	and	tas	k S	TAR'	Γ								
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
G	RW	ADDRESS_BCSTART	5	_						rtcut b			n e	ven	t A	DDF	RESS	an	d t	isk	BCS	TAF	RT						
			Disabled	0						ble sh																			
			Enabled	1						ble sh																			
Н	RW	DISABLED_RSSISTOP		_						rtcut b			n e	ven	t D	ISAE	BLE	D ar	nd t	ask	RSS	SIST	OP						
			Disabled	0						ble sh																			
.,			Enabled	1						ble sh					_														
K	RW	RXREADY_CCASTART								rtcut b			n e	ven	t R	KRE	ADY	an	d t	isk	CCA	151/	ARI						
			Disabled	0						ble sh																			
	D) 4 /	CCAIDLE TYPN	Enabled	1						ble sh						2415					V								
L	RW	CCAIDLE_TXEN	8:-11-1							rtcut b			n e	ven	t C	_AIL	JLE	and	ı ta	SK I	XEI	V							
			Disabled	0						ble sh																			
N.4	D\A/	CCARLICY DICARIE	Enabled	1						ble sho						- A D	LIC)	,			DIC	A D.I	_						
М	RW	CCABUSY_DISABLE	Disabled	0						rtcut b			n e	ven	t C	JAB	US	r an	a t	ask	וכוע	ABL	E						
			Disabled Enabled	0						ble sh																			
N	RW	FRAMESTART BCSTA		1						ole sho					. F	0 A B A	ırc.	TA D	т -	~ d +	ماد	DC	CTAI	т					
IN	KVV	FRAIVIESTART_BCSTA	Disabled	0						rtcut b ble sh				ven	l Fr	AIV	IES	IAK	l d	ıαι	dSK	BC.	SIAI	ΚI					
			Enabled	1						ble sh																			
0	RW	READY_EDSTART	Lilabled	1						rtcut b			n o	von.	+ DI	- A D	V a	nd t	ack	ED	STA	DT							
O	IVV	KLADI_LDSTAKI	Disabled	0						ble sh			11 6	ven	L IXI	LAD	ıa	iiu t	asr	LD.	אוכ	IXI							
			Enabled	1						ble sh																			
Р	RW	EDEND_DISABLE	Enablea	•						rtcut b			nρ	von.	t FI)FN	D a	nd t	tacl	יוח י	SΔR	1 F							
•	11.00	EDENO_DISABLE	Disabled	0						ble sh				ven		JLIV	D a	iiu i	Lasi	V DI.									
			Enabled	1						ble sh																			
Q	RW	CCAIDLE_STOP	Lilabica	-						rtcut b			n o	von.	+ C	^ \ [) E	anc	l +a	ck S	TOI	.							
٧	11.44	CCAIDLE_STOP	Disabled	0						ble sh			e	v⊂II		٦	<i>-</i>	uiiC	. Ld	JN 3	101								
			Enabled	1						ble sh																			
R	RW	TXREADY_START	Litabica	•						rtcut b			n o	Ven:	+ T	(RE	۷Ον	/ an	d +-	sck (STA.	RT							
IX.	11.00	INICADI_SIANI	Disabled	0						ble sh				7C11	. 17	VIVE/	וטו	an	u ti	.JN .	, iA	IVI							
			Enabled	1						ble sh																			
S	RW	RXREADY_START	Litabica	•						rtcut b			n o	ven	P'	(PE	ΔΟν	/ an	d +	sch '	STA	RT							
5	11.44	DVICTOI 314VI	Disabled	0						ble sh			e	v⊂II	. I\	anE.	וער	all	u li	AC.	ıΑ	ivi							
			Enabled	1						ble sh																			
Т	RW	PHYEND_DISABLE	Litabica							rtcut b			n e	ven.	t DI	-IVF	ND	and	l to	sk D	ISA	BLF							
	11.00	THE NO_DISABLE							51101	.cut L	JUL	wcel	e	ven	· FI	116	VU	ario	· ta	JN D	JA	اعادا							





Bit nu	mber			31 30	0 29	28 2	27 26	5 25 :	24 2	23 2	2 21	20	19	18	17	16	15 :	14 :	13 :	12 1	.1 1	0 9	8	7	6	5	4	3	2	1 0
ID											U	Т	S	R	Q	Р	0	N	М	L	K		Н		G	F	Ε	D	С	В А
Reset	0x0000	00000		0 0	0	0	0 0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0
ID																														
			Disabled	0					0	Disal	ble s	hort	cut	t																
			Enabled	1					E	nab	le sł	ort	cut																	
U	RW	PHYEND_START							S	hor	tcut	bet	wee	en e	ever	nt P	HYE	END	an	d ta	sk S	TAR	Т							
			Disabled	0					0	Disal	ole s	hort	cut	t																
			Enabled	1					Е	nab	le sł	ort	cut																	

6.20.14.38 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31	30 29	28 27	26.2	25 24	23 22 21 2	20 1	9 18	3 1 7	16 1	15 14	4 13	12	11 1	.0 0	9 8	3 7	6	5	4	3 2	2 1	0
ID							Υ		V U T									1						D (
	0x000	00000		0	0 0			0 0	0 0 0								0) (
ID		Field		Valu					Description																	
A	RW	READY							Write '1' to		able	int	erru	ot fo	r ev	ent	REAI	ΟY	7		7					
			Set	1					Enable																	
			Disabled	0					Read: Disa	ble	d															
			Enabled	1					Read: Enal	bled	ı															
В	RW	ADDRESS							Write '1' to	o er	able	int	erru	pt fo	r ev	ent	ADD	RES	S							
			Set	1					Enable																	
			Disabled	0					Read: Disa	ble	d															
			Enabled	1					Read: Enal	bled	I															
С	RW	PAYLOAD							Write '1' to	o er	able	int	erru	pt fo	r ev	ent	PAYL	OAI	0							
			Set	1					Enable																	
			Disabled	0					Read: Disa	ble	d															
			Enabled	1					Read: Enal	bled	ı															
D	RW	END							Write '1' to	o er	able	int	erru	pt fo	r ev	ent	END									
			Set	1					Enable																	
			Disabled	0					Read: Disa	ble	d															
			Enabled	1					Read: Enal																	
E	RW	DISABLED							Write '1' to	o er	able	int	erru	pt fo	r ev	ent	DISA	BLE	D							
			Set	1					Enable																	
			Disabled	0					Read: Disa																	
_			Enabled	1					Read: Enal																	
F	RW	DEVMATCH	C-+						Write '1' to	o er	able	int	erru	pt fo	r ev	ent	DEVI	MA	ICH							
			Set	1					Enable	ماما	4															
			Disabled Enabled	0					Read: Disa Read: Enal																	
G	RW	DEVMISS	Ellabled	1					Write '1' to			int	erriii	nt fo	r ev	ent	DEV	MIS	ς							
Ü		DEVIVISS.	Set	1					Enable	O C.	iubic		ciru	pt 10			DE V	11113	•							
			Disabled	0					Read: Disa	hle	d															
			Enabled	1					Read: Enal																	
Н	RW	RSSIEND							Write '1' to			int	erruj	ot fo	r ev	ent	RSSI	END)							
																					0 0	ccic		חר		
									A new RSS	oi sa	mple	e 15 l	ead	y tor	rea	uou	t Tro	m (I	ie I	KADI	U.K	3315	AIVI	PLE		
			Set	1					register Enable																	
			Disabled	0					Read: Disa	hle	Ч															
			Enabled	1					Read: Enal																	
			Lilabieu	1					neau: Enai	טופנ	•															



Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				Z Y	VUTSRQPONMLK I HGFEDCBA
	0x000	00000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Field	Value ID	Value	Description
I	RW	BCMATCH	value 15	value	Write '1' to enable interrupt for event BCMATCH
	11.00	BEWATET			
					Bit counter value is specified in the RADIO.BCC register
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	CRCOK			Write '1' to enable interrupt for event CRCOK
			Set	1	Enable
			Disabled	0	Read: Disabled
	D\A/	CDCEDDOD	Enabled	1	Read: Enabled
L	RW	CRCERROR	C-+	4	Write '1' to enable interrupt for event CRCERROR
			Set	1	Enable Read: Disabled
			Disabled	0	
NA	D\A/	FDANAECTADT	Enabled	1	Read: Enabled
М	RW	FRAMESTART	Cat	1	Write '1' to enable interrupt for event FRAMESTART
			Set Disabled	0	Enable Read: Disabled
			Enabled	1	Read: Enabled
N	RW	EDEND	Enabled	1	
N	KVV	EDEND	Set	1	Write '1' to enable interrupt for event EDEND Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	EDSTOPPED	Lilabled	1	Write '1' to enable interrupt for event EDSTOPPED
J	11.00	EDSTOTTED	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
P	RW	CCAIDLE		-	Write '1' to enable interrupt for event CCAIDLE
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CCABUSY			Write '1' to enable interrupt for event CCABUSY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CCASTOPPED			Write '1' to enable interrupt for event CCASTOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	RATEBOOST			Write '1' to enable interrupt for event RATEBOOST
					Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to
					Ble_LR500Kbit.
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Т	RW	TXREADY	2.100.00	_	Write '1' to enable interrupt for event TXREADY
•			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
U	RW	RXREADY		·	Write '1' to enable interrupt for event RXREADY
			Set	1	Enable
			Disabled	0	Read: Disabled



Bit nu	mber			31	30	29 2	28 2	27 2	26 2	25 2	4 2	23 2.	2 21	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID								Z	Υ		١	V L	J T	S	R	Q	Р	0	Ν	М	L	K		1			Н	G	F	Ε	D	С	В	Α
Reset	0x000	00000		0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
			Enabled	1							R	Read	l: Er	abl	ed																			
V	RW	MHRMATCH									٧	Vrite	e '1'	to	ena	ble	int	errı	ıpt	for	eve	nt	MH	IRIV	IAT	СН								
			Set	1							Е	nab	le																					
			Disabled	0							R	Read	l: Di	sab	led																			
			Enabled	1							R	Read	l: Er	abl	ed																			
Υ	RW	SYNC									٧	Vrite	e '1'	to	ena	ble	int	errı	ıpt	for	eve	nt	SYN	١C										
											Δ	A ро	ssib	le p	rea	mb	le h	as l	bee	n re	ece	ived	d in	Ble	. LF	R12	5KŁ	oit,	Ble	LR	500	Kbi	it o	r
												eee8													_									
											е	even	t is	pos	- sibl	e.																		
			Set	1							Е	nab	le																					
			Disabled	0							R	Read	l: Di	sab	led																			
			Enabled	1							R	Read	l: Er	abl	ed																			
Z	RW	PHYEND									٧	Vrite	e '1'	to	ena	ble	int	errı	ıpt	for	eve	nt	PH'	YEN	D									
			Set	1							Е	nab	le																					
			Disabled	0							R	Read	l: Di	sab	led																			
			Enabled	1							_	Read																						

6.20.14.39 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31	30	29 2	8 27	26	25	24 2	23 2	22	21	20	19	9 18	3 1	7 1	5 1	5 1	4 1	3 1:	2 11	1 10	9	8	7	6	5	4	3	2	1	0
ID							Z	Υ		١	V	U	Т	S	R		Į F	, C) N	I	1 L	_ K		- 1			Н	G	F	Ε	D	С	В	Д
Reset	0x000	00000		0	0	0 (0 0	0	0	0 (0	0	0	0	0	0	(0	C	0) (0	0	0	0	0	0	0	0	0	0	0	0	0
Α	RW	READY								٧	Vri	ite	'1'	to o	dis	abl	e ir	ter	rup	t fc	r e	ven	t RE	AD	Υ									
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			
			Enabled	1						R	Rea	ıd:	Ena	able	ed																			
В	RW	ADDRESS								٧	Vri	ite	'1'	to o	dis	abl	e ir	iter	rup	t fo	r e	ven	t Al	DDR	ESS									
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			
			Enabled	1						R	Rea	ıd:	Ena	able	ed																			
С	RW	PAYLOAD								٧	Vri	ite	'1'	to o	dis	abl	e ir	ter	rup	t fc	r e	ven	t PA	YLC	DAD									
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			
			Enabled	1						R	Rea	ıd:	Ena	able	ed																			
D	RW	END								٧	Vri	ite	'1'	to o	dis	abl	e ir	iter	rup	t fo	r e	ven	t EN	ND										
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			
			Enabled	1						R	Rea	ıd:	Ena	able	ed																			
E	RW	DISABLED								٧	Vri	ite	'1'	to o	dis	abl	e ir	ter	rup	t fc	r e	ven	t DI	SAE	BLE)								
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			
			Enabled	1						R	Rea	ıd:	Ena	able	ed																			
F	RW	DEVMATCH								٧	Vri	ite	'1'	to o	dis	abl	e ir	iter	rup	t fo	r e	ven	t DI	EVN	1AT	СН								
			Clear	1						D	Disa	abl	le																					
			Disabled	0						R	Rea	ıd:	Dis	abl	led																			



Bit nu	umber			31 30 2	29 28	3 27 2	26 25	5 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID						Z	Υ		V U T S R Q P O N M L K I H G F E D C B A
Reset	t 0x000	00000		0 0	0 0	0	0 0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Enabled	1		_			Read: Enabled
G	RW	DEVMISS							Write '1' to disable interrupt for event DEVMISS
			Clear	1					Disable
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled
Н	RW	RSSIEND							Write '1' to disable interrupt for event RSSIEND
									A now DCCI complete ready for ready if from the DADIO DCCICANADIC
									A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE
			Clear	1					register Disable
									Read: Disabled
			Disabled	0					
	D)A/	BCMATCH	Enabled	1					Read: Enabled
'	RW	BCWATCH							Write '1' to disable interrupt for event BCMATCH
									Bit counter value is specified in the RADIO.BCC register
			Clear	1					Disable
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled
K	RW	CRCOK							Write '1' to disable interrupt for event CRCOK
			Clear	1					Disable
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled
L	RW	CRCERROR							Write '1' to disable interrupt for event CRCERROR
			Clear	1					Disable
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled
M	RW	FRAMESTART							Write '1' to disable interrupt for event FRAMESTART
			Clear	1					Disable
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled
N	RW	EDEND							Write '1' to disable interrupt for event EDEND
			Clear	1					Disable
			Disabled	0					Read: Disabled
_			Enabled	1					Read: Enabled
0	RW	EDSTOPPED	CI.						Write '1' to disable interrupt for event EDSTOPPED
			Clear	1					Disable
			Disabled	0					Read: Disabled
	D)A/	CCAIDIE	Enabled	1					Read: Enabled
Р	RW	CCAIDLE	Clear	1					Write '1' to disable interrupt for event CCAIDLE Disable
			Clear	1					
			Disabled	0					Read: Disabled
0	D)A/	CCAPLIEV	Enabled	1					Read: Enabled
Q	RW	CCABUSY	Clear	1					Write '1' to disable interrupt for event CCABUSY
			Clear						Disable Read: Disabled
			Disabled	0					Read: Disabled
D	D\A/	CCASTORRED	Enabled	1					Read: Enabled Write 11 to disable interrupt for event CCASTORDED
R	RW	CCASTOPPED	Clear	1					Write '1' to disable interrupt for event CCASTOPPED
			Clear	1					Disable Read: Disabled
			Disabled	0					Read: Disabled
			Enabled	1					Read: Enabled




Bit nu	ımber			31 30 29	28 27	26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Z	Υ	V U T S R Q P O N M L K I H G F E D C B A
Reset	0x000	00000		0 0 0	0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID							
S	RW	RATEBOOST					Write '1' to disable interrupt for event RATEBOOST
							Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit to
							Ble_LR500Kbit.
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
Т	RW	TXREADY					Write '1' to disable interrupt for event TXREADY
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
U	RW	RXREADY					Write '1' to disable interrupt for event RXREADY
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
V	RW	MHRMATCH					Write '1' to disable interrupt for event MHRMATCH
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
Υ	RW	SYNC					Write '1' to disable interrupt for event SYNC
							A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit or $$
							$leee 802154_250 Kbit\ modes\ during\ an\ RX\ transaction.\ False\ triggering\ of\ the$
							event is possible.
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled
Z	RW	PHYEND					Write '1' to disable interrupt for event PHYEND
			Clear	1			Disable
			Disabled	0			Read: Disabled
			Enabled	1			Read: Enabled

6.20.14.40 CRCSTATUS

Address offset: 0x400


CRC status



6.20.14.41 RXMATCH

Address offset: 0x408 Received address





Logical address of which previous packet was received

6.20.14.42 RXCRC

Address offset: 0x40C

CRC field of previously received packet

Bit nu	mber		31 30 29	28 27 2	6 25 24	23	22	21 2	20 19	9 18	17 :	16 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3 2	2 1	0
ID						Α	Α	Α,	А Д	. A	Α	Α ,	4 A	Α	Α	Α.	4 Α	Α	Α	Α	Α	Α	А А	A	Α
Reset	0x000	00000	0 0 0	0 0 0	0 0	0	0	0	0 0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																									
А	R	RXCRC				CR	C fie	ld o	f pr	evio	usly	rece	ived	pac	ket										

CRC field of previously received packet

6.20.14.43 DAI

Address offset: 0x410

Device address match index

Bit nu	umber		33	L 30 2	9 2	8 27	26	25	24	23	22 :	21	20 1	19 1	8 1	7 1	5 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																														Α	А А
Rese	t 0x000	00000	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	R	DAI								Dev	vice	ad	dres	s n	natc	h in	dex														
										Ind	ex ((n) d	of de	evic	e a	ddre	ess,	see	DA	B[n] an	d D	ΑP	[n],	tha	at g	ot a	an a	addı	ess	
										ma	tch																				

6.20.14.44 PDUSTAT

Address offset: 0x414

Payload status


Bit nu	ımber			31	30	29 2	28 2	27 2	6 25	5 24	1 23	3 22	21	. 20	19	18	17 :	16 1	15 :	14	13 :	12 :	11 :	10	9	8 7	7 6	5	4	3	2	1	0
ID																															В	В	Α
Reset	0x000	00000		0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0
ID																																	
Α	R	PDUSTAT									St	atus	s or	n pa	yloa	ad le	engt	th v	s. P	CN	F1.	MA	XLE	EN									
			LessThan	0							Pa	aylo	ad I	less	tha	n Po	CNF	1.N	1AX	(LEI	N												
			GreaterThan	1							Pa	ayloa	ad į	grea	iter	tha	n P	CNF	1.1	ΛA	KLE	N											
В	R	CISTAT									St	atus	s or	n wh	nat i	rate	pa	cket	is	rec	eive	ed v	with	ı in	Lon	g R	ang	9					
			LR125kbit	0							Fr	ame	e is	rec	eive	d at	t 12	5kt	ps														
			LR500kbit	1							Fr	ame	e is	rec	eive	d at	t 50	0kb	ps														

6.20.14.45 PACKETPTR

Address offset: 0x504



Packet pointer



are available for EasyDMA.

6.20.14.46 FREQUENCY

Address offset: 0x508

Frequency

Bit nu	ımber			31 3	30 29	28 2	7 20	6 25	5 24	23	22	21	20 1	.9 1	.8 1	7 16	15	14	13	12 1	11 10	9	8	7	6	5	4	3 2	2 1	1 0
ID																							В		Α	Α	Α	A A	\	4 A
Reset	0x000	00002		0	0 0	0 (0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0) 1	1 0
ID																														
Α	RW	FREQUENCY		[02	100]					Ra	dio	cha	nne	l fre	eque	ncy														
										Fre	eque	ency	y = 2	400) + F	REC	UE	NCY	′ (M	Hz).										
В	RW	MAP								Ch	ann	nel m	nap	sele	ectio	n.														
			Default	0						Ch	ann	nel m	nap	bet	wee	n 24	100	МН	IZ	250	00 M	Hz								
										Fre	eque	ency	y = 2	400) + F	REC	UE	NCY	′ (M	Hz)										
			Low	1						Ch	ann	nel m	nap	bet	wee	n 23	360	МН	IZ	246	0 M	Hz								
										Fre	eque	ency	y = 2	360) + F	REC	UE	NCY	′ (M	Hz)										

6.20.14.47 TXPOWER

Address offset: 0x50C

Output power

ımber			31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
				A A A A A A A	
0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
				Description	
RW	TXPOWER			RADIO output power	
				Output power in number of dBm, i.e. if the value -20 is specified the output	
				power will be set to -20dBm.	
		Pos8dBm	0x8	+8 dBm	
		Pos7dBm	0x7	+7 dBm	
		Pos6dBm	0x6	+6 dBm	
		Pos5dBm	0x5	+5 dBm	
		Pos4dBm	0x4	+4 dBm	
		Pos3dBm	0x3	+3 dBm	
	0x000 0	0x00000000 R/W Field	Ox000000000000000000000000000000000000	Dx000000000 0 value ID Value ID <th cols<="" td=""></th>	





Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID		01 30 23 20 27	A A A A A A A A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
	Pos2dBm	0x2	+2 dBm
	0dBm	0x0	0 dBm
	Neg4dBm	0xFC	-4 dBm
	Neg8dBm	0xF8	-8 dBm
	Neg12dBm	0xF4	-12 dBm
	Neg16dBm	0xF0	-16 dBm
	Neg20dBm	0xEC	-20 dBm
	Neg30dBm	0xE2	-40 dBm
			This enumerator is deprecated.
	Neg40dBm	0xD8	-40 dBm

6.20.14.48 MODE

Address offset: 0x510

Data rate and modulation

Dit no	umber			31 30 29 2	0 27 20	ר חד ח.	1 77 1	11 11 :	20.10	10	171	C 11	- 11	12	1 2 1	1 10		0	7	_	_	1 2	2	1	0
DIL III	umber			31 30 29 2	8 27 20	5 25 24	+ 23 2	22 21 .	20 15	9 18	1/1	0 13	0 14	13	12 1	1 10	, 9	0		6	5	4 3		1	U
ID																						Δ	. A	Α	Α
Rese	t 0x000	00000		0 0 0 0	0 0	0 0	0	0 0	0 0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0
ID																									
Α	RW	MODE					Rad	io data	a rate	e and	l mo	dula	tion	set	ting.	The	rad	lio s	upp	ort	s fr	eque	ncy	-shi	ft
							keyi	ng (FS	K) m	odul	atior	١.													
			Nrf_1Mbit	0			1 M	bit/s N	Nordi	c pro	prie	tary	radi	io m	ode										
			Nrf_2Mbit	1			2 M	bit/s N	Nordi	c pro	prie	tary	radi	io m	ode										
			Ble_1Mbit	3			1 M	bit/s B	BLE																
			Ble_2Mbit	4			2 M	bit/s B	BLE																
			Ble_LR125Kbit	5			Lon	g rang	e 125	5 kbi	t/s T	K, 12	25 kl	bit/s	and	1 500) kb	it/s	RX						
			Ble_LR500Kbit	6			Lon	g rang	e 500) kbi	t/s T	K, 12	25 kl	bit/s	and	1 500) kb	it/s	RX						
			leee802154_250Kbi	t 15			IEEE	802.1	15.4-2	2006	250	kbi	t/s												

6.20.14.49 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit nu	ımber			31	30	29 2	28 :	27 2	6 2	25 2	4 2	23 2	22 2:	1 20	19	18	17	16 1	15 3	14 :	13	12 :	11 :	10 9	8	7	6	5	4	3	2	1 0
ID					Н	Н		(ŝ	F F	F	Ε	Е	D	С	С	С	С							В					Α .	Α,	А А
Reset	0x000	00000		0	0	0	0	0 (0	0 (0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0 0
ID																																
Α	RW	LFLEN									L	_en	gth c	on ai	ir of	LEN	NGT	H fi	eld	in	nur	nbe	r o	f bit	s.							
В	RW	SOLEN									L	en	gth o	n ai	ir of	S0	fiel	d in	nu	mb	er	of b	yte	S.								
С	RW	S1LEN									L	_en	gth o	n ai	ir of	S1	fiel	d in	nu	mb	er (of b	its.									
D	RW	S1INCL									ı	ncl	ude	or e	xclu	de S	51 f	eld	in I	RAI	M											
			Automatic	0							ı	ncl	ude	S1 fi	eld	in R	AV	on	ly it	S1	LE1	N >	0									
			Include	1							A	٩lw	ays i	nclu	de :	51 f	ield	in F	RAN	/l in	nde	pen	dei	nt of	S11	.EN						
E	RW	CILEN									L	_en	gth o	of co	de	ndi	cato	or - I	lon	g ra	ang	e										
F	RW	PLEN									L	_en	gth c	of pr	ean	nble	on	air.	De	cisi	ion	poi	nt:	TAS	<s_:< th=""><td>TAF</td><td>T ta</td><td>ask</td><td></td><th></th><td></td><td></td></s_:<>	TAF	T ta	ask				
			8bit	0							8	3-bi	it pre	eam	ble																	





Bit nun	nber			31	30	29	28	27	26	25	24	23	22 :	21 2	20 1	9 1	8 1	7 1	6 1	5 1	4 1	.3 :	12 :	11	10	9	8	7	6	5	4	3	2	1 0	
ID					Н	Н			G	F	F	Е	Ε	ı	D (2 (c c	: (2								В					Α	Α	A A	
Reset ()x000	00000		0	0	0	0	0	0	0	0	0	0	0	0 () (0 () () () ()	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
ID																																			
			16bit	1								16-	bit	prea	amb	le																			
			32bitZero	2								32-	bit :	zero	pre	ean	nble	- u	sec	d fo	r IE	EE	80	2.1	5.4										
			LongRange	3								Pre	aml	ble -	- us	ed 1	for I	BLE	lor	ng r	ang	ge													
G	RW	CRCINC										Indi	icat	es if	f LE	NG	TH f	ielo	d cc	nta	ins	CI	RC (or r	not										
			Exclude	0								LEN	IGT	H do	oes	not	t co	nta	in C	RC															
			Include	1								LEN	IGT	H in	clud	des	CR	2																	
Н	RW	TERMLEN										Len	gth	of 7	TER	M f	ield	in	Lor	ng F	lan	ge	оре	era	tion	1									

6.20.14.50 PCNF1

Address offset: 0x518

Packet configuration register 1

Bit nu	mber			31	30 29	28	3 27	26	25 2	24 :	23 2	22 2	1 20	19	18	17	16	15	14 1	L3 1	.2 1	111	0 9	9 8	3 7	6	5	4	3	2	1	0
ID									Е	D					С	С	С	В	В	В	В	ВЕ	3 E	3 E	3 A	Α	Α	Α	Α	A	A .	Α
Reset	0x000	00000		0	0 0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0 (0) (0	0	0	0	0	0	0	0
											Desc																					ı
Α	RW	MAXLEN		[0.	255]					ı	Max	imu	ım le	engt	h of	f pa	cke	t pa	aylo	ad.	If t	he p	oack	æt	pay	oac	l is	larg	er th	nan		
										ı	MΑ	XLEI	۷, th	e ra	dio	wil	l tru	ınca	ate	the	pay	/loa	d to	М	AXL	EN.						
В	RW	STATLEN		[0	255]					:	Stati	ic le	ngth	in	nun	nbe	r of	by	tes													
											The	stat	ic le	ngtl	h pa	ıran	nete	er is	ad	ded	l to	the	tot	al I	eng	th o	f th	ie p	aylo	ad v	vhe	n
										:	seno	ding	and	rec	eivi	ng	pac	ket:	s, e.	g. it	fth	e st	atic	ler	igth	is s	et t	o N	the	rad	io	
										,	will	rece	eive	or s	end	ΝŁ	oyte	s n	nore	th:	an v	wha	t is	de	fine	d in	the	e LEI	NGT	H fie	eld	
										(of th	ne p	acke	t.																		
С	RW	BALEN		[2	4]					-	Base	e ad	dres	s le	ngth	ı in	nur	nbe	er o	f by	tes											
										-	The	ado	lress	fiel	d is	cor	npc	se	d of	the	ba	se a	addı	ress	s an	d th	ie o	ne l	oyte	lon	g	
										i	addı	ress	pre	fix, e	e.g.	set	ВА	LEN	l=2	to g	et a	a to	tal a	add	ress	of	3 b	ytes	i.			
D	RW	ENDIAN								(On a	air e	ndia	nne	ess c	of p	ack	et,	this	арр	olie	s to	the	S0	, LE	NG	ΤH,	S1 a	and t	the		
										1	PAYL	LOA	D fie	lds.																		
			Little	0						- 1	Leas	st si	gnifi	cant	bit	on	air	firs	t													
			Big	1						ı	Mos	st sig	gnifi	cant	bit	on	air	firs	t													
E	RW	WHITEEN								- 1	Enal	ble	or di	sabl	le p	ack	et v	/hit	enii	ng												
			Disabled	0							Disa																					
			Enabled	1						- 1	Enal	ble																				

6.20.14.51 BASE0

Address offset: 0x51C

Base address 0

Α	RW	BASE0							Ba	se a	dd	ress	0																	
ID																														
Res	et 0x000	00000	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
ID			A A	A	Α	A	4 A	Α	Α	Α	Α	Α	Α	A	4 Α	Δ Δ	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	A A	A
Bit	number		31 30	29	28	27 2	6 25	5 24	23	22	21	20	19	18 1	.7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0


Radio base address 0.



6.20.14.52 BASE1

Address offset: 0x520

Base address 1




Radio base address 1.

6.20.14.53 PREFIXO

Address offset: 0x524


Prefixes bytes for logical addresses 0-3



6.20.14.54 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7



6.20.14.55 TXADDRESS

Address offset: 0x52C
Transmit address select



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ID Reset 0x000000000	A RV	W	TXADDRESS					Т	rans	mit a	addre	ess se	elect													
ID A A	ID R/																									
	Reset 0x0	0000	0000	0 0	0 (0	0 0	0	0 0	0	0 0	0	0 (0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID																								Α	А А
24 20 20 20 27 26 25 24 22 22 24 26 45 44 42 42 44 40 0 0 7 6 5 4 2 2 2 4	Bit numbe	er		31 30	29 2	8 27 2	26 25	24 2	23 22	21	20 1	9 18	17 1	.6 15	14	13	12 1	1 10	9	8	7	6 5	4	3	2	1 0

Logical address to be used when transmitting a packet.

6.20.14.56 RXADDRESSES

Address offset: 0x530 Receive address select

Bit nu	mber			31	30 2	9 28	8 27	26	25 2	4 23	3 22	2 21	20	19	18	17	16 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4 3	2	1	0
ID																									Н	G	F	E D	С	В	Α
Reset	0x000	00000		0	0 (0 0	0	0	0 (0 0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0 0	0	0	0
Α	RW	ADDR0								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 0.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
В	RW	ADDR1								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 1.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
С	RW	ADDR2								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 2.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
D	RW	ADDR3								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 3.								
			Disabled	0						Di	isat	ble																			
			Enabled	1						En	nab	le																			
E	RW	ADDR4								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 4.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
F	RW	ADDR5								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 5.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
G	RW	ADDR6								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 6.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			
Н	RW	ADDR7								En	nab	le o	r di	isabl	le re	ecep	tior	on	log	ical	ado	dres	s 7.								
			Disabled	0						Di	isak	ble																			
			Enabled	1						En	nab	le																			

6.20.14.57 CRCCNF

Address offset: 0x534 CRC configuration



Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B B A A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	LEN		[13]	CRC length in number of bytes.
					Note: For MODE Ble_LR125Kbit and Ble_LR500Kbit, only LEN set to 3 is supported
			Disabled	0	CRC length is zero and CRC calculation is disabled
			One	1	CRC length is one byte and CRC calculation is enabled
			Two	2	CRC length is two bytes and CRC calculation is enabled
			Three	3	CRC length is three bytes and CRC calculation is enabled
В	RW	SKIPADDR			Include or exclude packet address field out of CRC calculation.
			Include	0	CRC calculation includes address field
			Skip	1	CRC calculation does not include address field. The CRC calculation will start
					at the first byte after the address.
			leee802154	2	CRC calculation as per 802.15.4 standard. Starting at first byte after length
					field.

6.20.14.58 CRCPOLY

Address offset: 0x538

CRC polynomial

Bit nu	ımber		31	30 2	9 28	3 27	26	25	24	23 2	2 2	21 2	20 1	.9 :	18 1	17 1	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID										Α ,	۱ ۸	Α,	Α /	Д	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Rese	0x000	00000	0	0 0	0 0	0	0	0	0	0 () (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
Α	RW	CRCPOLY								CRC	pol	lynd	omi	al																			
										Each inde						•	,					•							•			ch	
										bit is			•							•							_				•	nt	
										is igi	nor	ed	by t	the	ha	rdw	/are	e. T	he	foll	owi	ng	exa	mp	ole i	s fo	or a	n 8	3 bit	: CR	C		
										poly	nor	mia	l: x	8 +	x7	+ x	3 +	x2	+ 1	= 1	10	00	110)1.									

6.20.14.59 CRCINIT

Address offset: 0x53C

CRC initial value

Α	RW	CRCINIT		CI	ri Os	nitia	l valı	ue																
ID																								
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0	0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0
ID				Δ	Α	Α	A A	4 A	Α	Α	А А	Α	Α	Α	Α	Α	Α	Α	A A	Δ Δ	Α	Α	Α	Α
Bit nu	umber		31 30 29 28 27 26 25	24 23	3 22	21	20 1	.9 18	17	16 1	15 14	4 13	12	11	10	9	8	7	6 5	5 4	3	2	1	0


Initial value for CRC calculation

6.20.14.60 TIFS

Address offset: 0x544 Interframe spacing in μs







Interframe space is the time interval between two consecutive packets. It is defined as the time, in microseconds, from the end of the last bit of the previous packet to the start of the first bit of the subsequent packet.

6.20.14.61 RSSISAMPLE

Address offset: 0x548

RSSI sample

Bit n	umber		31 30 2	29 28	27 2	6 25 2	4 23	22	21 2	0 19	18	17 1	6 15	14	13	12 1	111	0 9	8	7	6	5	4	3 2	1	0
ID																					Α	Α	A .	4 A	A	Α
Rese	t 0x000	00000	0 0	0 0	0 (0 0	0	0	0 (0	0	0 (0	0	0	0	0 (0	0	0	0	0	0	0	0	0
ID																										
Α	R	RSSISAMPLE	[0127]			RS	SI sa	ampl	e																

RSSI sample result. The value of this register is read as a positive value while the actual received signal strength is a negative value. Actual received signal strength is therefore as follows: received signal strength = -A dBm

6.20.14.62 STATE

Address offset: 0x550 Current radio state

Bit nu	ımber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	R	STATE			Current radio state
			Disabled	0	RADIO is in the Disabled state
			RxRu	1	RADIO is in the RXRU state
			RxIdle	2	RADIO is in the RXIDLE state
			Rx	3	RADIO is in the RX state
			RxDisable	4	RADIO is in the RXDISABLED state
			TxRu	9	RADIO is in the TXRU state
			TxIdle	10	RADIO is in the TXIDLE state
			Tx	11	RADIO is in the TX state
			TxDisable	12	RADIO is in the TXDISABLED state

6.20.14.63 DATAWHITEIV

Address offset: 0x554

Data whitening initial value



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 10 ID R/W Field Value ID Value Description	A RW	DATAWHITEIV				Data	white	ning i	initial	valu	e. Bit	6 is	hard-	wired	to '	1', v	vriti:	ng '	0' to	it ha	as no	,
ID A A A A A A A	ID R/W																					
	Reset 0x0000	00040	0 0 0	0 0 0	0 0	0 0	0 (0 0	0 0	0	0 0	0	0 0	0 (0	0	1	0	0 0	0	0	0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID																Α	Α	A A	Α	Α .	Α
	Bit number		31 30 29 2	8 27 26	25 24	23 22	21 2	0 19	18 17	7 16 1	L5 14	13	12 11	10 9	8	7	6	5	4 3	2	1	0

effect, and it will always be read back and used by the device as '1'.

Bit 0 corresponds to Position 6 of the LSFR, Bit 1 to Position 5, etc.

6.20.14.64 BCC

Address offset: 0x560 Bit counter compare

Α	RW	всс									Bit	coı	ınt	er c	om	par	e															
ID																																
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A ,	Δ ,	Δ ,	Α Δ	A	Α	Α	Α	Α	Α	Α .	Δ Δ	A	Α
Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 :	16 1	L5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3 2	2 1	0

Bit counter compare register

6.20.14.65 DAB[0]

Address offset: 0x600

Device address base segment 0

Bit nu	ımber		31	30	29 2	28 2	7 2	6 25	5 24	1 23	22	21	20 :	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	A A	Δ /	4 A	A	. A	Α	Α	Α	A A	A /	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	t 0x000	00000	0	0	0	0 () (0 0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW	DAB								De	vice	ad	dre	ss b	ase	segr	ner	nt O													

6.20.14.66 DAB[1]

Address offset: 0x604

Device address base segment 1

Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A	
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field		Description

RW DAB Device address base segment 1

6.20.14.67 DAB[2]

Address offset: 0x608

Device address base segment 2




ID A A A A A A A A A A A A A A A A A A A	A RW DAB		Device address base segment 2
ID A A A A A A A A A A A A A A A A A A A			
	Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SI 30 25 20 27 20 25 24 25 22 21 20 15 10 17 10 15 14 15 12 11 10 5 0 7 0 5 4 5 2 1	ID	A A A A A A A	
Rit number 21 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.20.14.68 DAB[3]

Address offset: 0x60C


Device address base segment 3



6.20.14.69 DAB[4]

Address offset: 0x610

Device address base segment 4



6.20.14.70 DAB[5]

Address offset: 0x614


Device address base segment 5

Bit nu	ımber		31	30	29 :	28 2	27 2	26 25	5 24	4 23	22	21	20	19	18 1	17 10	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	A .	Α.	А А	Α	A	Α	Α	Α	Α	Α.	ДД	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	А А
Reset	0x000	00000	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW	DAB								De	vic	e ac	ddre	ss b	ase	seg	me	nt 5													

6.20.14.71 DAB[6]

Address offset: 0x618

Device address base segment 6






6.20.14.72 DAB[7]

Address offset: 0x61C

Device address base segment 7



6.20.14.73 DAP[0]

Address offset: 0x620

Device address prefix 0

Bit nu	mber				31 3	80 29	28	27 26	5 25 2	24 2	23 22	21 2	20 19	9 18	17 1	l6 1	5 14	1 13	12	11	10	9	8	7	6 5	4	3	2	1 (
ID																A	Α Α	Α	Α	Α	Α	Α	A	Α	А Д	A	Α	Α	A A	
Reset	0x00000	000			0	0 0	0	0 0	0	0	0 0	0	0 0	0	0	0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0 0	
ID																														I
Α	RW [DAP								С	Devic	e ado	dress	pre	fix 0															

6.20.14.74 DAP[1]

Address offset: 0x624

Device address prefix 1

ID	R/W	Field	Value ID	Value		escri _l		ess pr	-£: 1														
Rese	t 0x000	00000		0 0 0 0 0 0	0 0	0 0	0 0	0 0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0 0	0
ID										,	Δ Δ	Α	Α	Α	A A	Α Α	Α	Α	Α	Α	A	Δ Δ	A
Bit nu	umber			31 30 29 28 27 26 2	5 24 2	3 22	21 20	19 1	8 17	16 1	5 14	1 13	12	11 :	10 9	9 8	7	6	5	4	3	2 1	0

6.20.14.75 DAP[2]

Address offset: 0x628

Device address prefix 2

Bit nu	mber		31 3	0 29	28	27 20	5 25	24 2	23 2	2 21	20	19 1	8 1	7 16	15	14	13	12	11 1	.0 !	9 8	8 .	7 6	5	4	3	2	1 0
ID															Α	Α	Α	Α	Α	Δ,	Δ /	Δ ,	Δ /	ι A	Α	Α	Α	А А
Reset	0x000	00000	0 (0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 () (0 (0	0	0	0	0	0 0
ID																												
Α	RW	DAP						[Devi	ce a	ddre	ss p	refix	2														

6.20.14.76 DAP[3]

Address offset: 0x62C

Device address prefix 3



Bit nu	mber	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 10	6 15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
ID				A A A A	A A A A	A A A A A A A
Reset	0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0
ID						
_	RW DAP		Device address prefix 3			

6.20.14.77 DAP[4]

Address offset: 0x630

Device address prefix 4

Α	RW DAP		De	vice ado	dress p	refix 4													
ID																			
Rese	t 0x00000000	0 0 0 0 0 0	0 0 0	0 0	0 0	0 0 (0	0	0 0	0	0	0 0	0	0	0	0	0 0	0	0
ID							Α	Α	А А	Α	Α .	A A	A	Α	Α	Α .	4 Α	Α	Α
Bit n	umber	31 30 29 28 27 26	25 24 23	22 21 2	20 19 1	.8 17 1	6 15	14	13 12	11	10	9 8	3 7	6	5	4	3 2	1	0

6.20.14.78 DAP[5]

Address offset: 0x634

Device address prefix 5

Bit nu	ımber		31 30 29 28 27	26 25 24	23 2	2 21 2	0 19 1	8 17	16 1	5 14	13	12 1	1 10	9	8	7	6	5 4	4 3	2	1 0
ID									Δ	A	Α	A A	A	Α	Α	Α	Α .	A A	4 A	Α	A A
Reset	0x000	00000	0 0 0 0 0	0 0 0	0 (0 0	0 0	0 0	0 0	0	0	0 (0	0	0	0	0	0 (0 0	0	0 0
ID																					
Α	RW	DAP			Devi	ce add	ress p	refix 5	5												

6.20.14.79 DAP[6]

Address offset: 0x638

Device address prefix 6

Bit nu	ımber		31 30 29 2	8 27 26	5 25 24	1 23 2	2 21	20 19	9 18	17 16	15	14	13 1	2 11	. 10	9	8	7	6	5 4	1 3	2	1	0
ID											Α	Α	A A	A	Α	Α	Α	Α	Α.	Δ /	A A	Α	Α	Α
Reset	0x0000	00000	0 0 0 0	0 0	0 0	0 (0 0	0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0
ID																								
Α	RW	DAP				Devi	ce ad	dress	pref	ix 6														_

6.20.14.80 DAP[7]

Address offset: 0x63C

Device address prefix 7

Bit nu	mber		31 3	0 29	28 2	7 26	25 2	4 23	3 22	21 2	20 1	.9 18	17	16	15	14	13	12	11 1	0	9 8	3 7	6	5	4	3	2	1 ()
ID															Α	Α	Α	Α	A	Δ.	Δ Α	Δ	Α	Α	Α	Α	Α	A A	4
Reset	0x000	00000	0 (0 0	0 (0	0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0)) (0	0	0	0	0	0	0 ()
ID																													Ī
Α	RW	DAP						D	evic	e ado	dres	s pre	efix	7															



6.20.14.81 DACNF

Address offset: 0x640

Device address match configuration

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					PONMLKJIHGFEDCBA
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENA0			Enable or disable device address matching using device address 0
			Disabled	0	Disabled
			Enabled	1	Enabled
В	RW	ENA1			Enable or disable device address matching using device address 1
			Disabled	0	Disabled
			Enabled	1	Enabled
С	RW	ENA2			Enable or disable device address matching using device address 2
			Disabled	0	Disabled
			Enabled	1	Enabled
D	RW	ENA3			Enable or disable device address matching using device address 3
			Disabled	0	Disabled
			Enabled	1	Enabled
E	RW	ENA4			Enable or disable device address matching using device address 4
			Disabled	0	Disabled
			Enabled	1	Enabled
F	RW	ENA5			Enable or disable device address matching using device address 5
			Disabled	0	Disabled
			Enabled	1	Enabled
G	RW	ENA6			Enable or disable device address matching using device address 6
			Disabled	0	Disabled
			Enabled	1	Enabled
Н	RW	ENA7			Enable or disable device address matching using device address 7
			Disabled	0	Disabled
			Enabled	1	Enabled
1	RW	TXADD0			TxAdd for device address 0
J		TXADD1			TxAdd for device address 1
K		TXADD2			TxAdd for device address 2
L		TXADD3			TxAdd for device address 3
М	RW	TXADD4			TxAdd for device address 4
N		TXADD5			TxAdd for device address 5
0	RW	TXADD6			TxAdd for device address 6
Р	RW	TXADD7			TxAdd for device address 7

6.20.14.82 MHRMATCHCONF

Address offset: 0x644

Search pattern configuration

Bit number	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	A A A A A A A	A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description


RW MHRMATCHCONF Search pattern configuration



6.20.14.83 MHRMATCHMAS

Address offset: 0x648


Pattern mask



6.20.14.84 MODECNFO

Address offset: 0x650

Radio mode configuration register 0




6.20.14.85 SFD

Address offset: 0x660

IEEE 802.15.4 start of frame delimiter






6.20.14.86 EDCNT

Address offset: 0x664

IEEE 802.15.4 energy detect loop count


Number of iterations to perform an ED scan. If set to 0 one scan is performed, otherwise the specified number + 1 of ED scans will be performed and the max ED value tracked in EDSAMPLE



6.20.14.87 EDSAMPLE

Address offset: 0x668

IEEE 802.15.4 energy detect level



Register value must be converted to IEEE 802.15.4 range by an 8-bit saturating multiplication by factor ED_RSSISCALE, as shown in the code example for ED sampling

6.20.14.88 CCACTRL

Address offset: 0x66C


IEEE 802.15.4 clear channel assessment control



Bit nu	mber			31	30	29 2	28	27 2	6 2	25 24	4 2	3 22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				D	D	D	D	D C)	D D) (С	С	С	С	С	С	С	В	В	В	В	В	В	В	В						Α.	Α	Α
Reset	0x052	00000		0	0	0	0	0 1	L	0 1	. (0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	CCAMODE									С	CA r	noc	de o	f o	per	atic	n																
			EdMode	0							Ε	nerg	y a	bov	e tl	hre	sho	ld																
											W	Vill r	еро	ort k	ousy	y w	her	nev	er e	ne	rgy	is d	ete	cte	d ab	ov	e CC	CAE	DTH	HRE	S			
			CarrierMode	1							С	arrie	er se	een																				
											۱۸	Vill r	enc	ort h	niici	V VA/	hor	אפע	or c	om	nlis	nt l	IFFI	F &C	12 1	5 /1	cia	nal	ic c	۵۵n				
			CarrierAndEdMode	2								nerg													/2.1	J. 4	oigi	ııaı	13 31	CCII				
												-																						
			CarrierOrEdMode	3								nerg	•																					
			EdModeTest1	4							Ε	nerg	y a	bov	e tl	hre:	sho	ld t	est	mo	ode	tha	t w	ill a	bor	t w	hen	ı fir	st E	D				
											m	neas	ure	me	nt c	ove	r th	res	hol	d is	see	en.	No	ave	ragi	ng.								
В	RW	CCAEDTHRES									С	CA e	enei	rgy	bus	sy tl	nre:	sho	ld.	Use	ed i	n al	l th	e C	CA r	no	des	exc	ept	Cai	rrie	rMo	ode	<u>.</u>
											Ν	1ust	be	con	iver	rtec	l fro	om	IEE	E 8	02.:	15.4	1 ra	nge	by	div	idin	g b	y fa	cto	r			
											Ε	D_R	SSIS	SCA	LE -	- sir	nila	ır to	D E[SA	MP	LE i	regi	iste	r									
С	RW	CCACORRTHRES									С	CA c	orr	elat	or	bus	y tł	nre	sho	ld.	Onl	y re	elev	ant	to (Car	rier	Мо	de,					
											С	arrie	erAr	ndE	dM	lode	e ar	nd (Carı	rier	OrE	dM	lode	e.										
D	RW	CCACORRCNT									Li	imit	for	occ	ura	ance	es a	bo	ve (CCA	CO	RRT	HR	ES.	Wh	en	not	eq	ual :	to z	ero	the	е	
											C	orro	lato	or b	ase	d si	gna	al d	ete	ct i	s er	abl	ed.											

6.20.14.89 POWER

Address offset: 0xFFC
Peripheral power control



6.20.15 Electrical specification

6.20.15.1 General radio characteristics

Symbol	Description	Min.	Тур.	Max.	Units
f _{OP}	Operating frequencies	2360		2500	MHz
f _{PLL,CH,SP}	PLL channel spacing		1		MHz
f _{DELTA,1M}	Frequency deviation @ 1 Mbps		±170		kHz
f _{DELTA,BLE,1M}	Frequency deviation @ BLE 1 Mbps		±250		kHz
f _{DELTA,2M}	Frequency deviation @ 2 Mbps		±320		kHz
f _{DELTA,BLE,2M}	Frequency deviation @ BLE 2 Mbps		±500		kHz
fsk _{BPS}	On-the-air data rate	125		2000	kbps
f _{chip, IEEE 802.15.4}	Chip rate in IEEE 802.15.4 mode		2000		kchip/s



6.20.15.2 Radio current consumption (transmitter)

Symbol	Description	Min.	Тур.	Max.	Units
I _{TX,PLUS8dBM,DCDC}	TX only run current (DC/DC, 3 V) P _{RF} = +8 dBm		14.8		mA
I _{TX,PLUS8dBM}	TX only run current P _{RF} = +8 dBm		32.7		mA
I _{TX,PLUS4dBM,DCDC}	TX only run current (DC/DC, 3 V) P _{RF} = +4 dBm		9.6		mA
I _{TX,PLUS4dBM}	TX only run current P _{RF} = +4 dBm		21.4		mA
$I_{TX,0dBM,DCDC,5V,REGOHIGH}.$	TX only run current (DC/DC, 5 V, REG0 out = 3.3 V) P_{RF} = 0 dBm		3.0		mA
I _{TX,0dBM,DCDC,5V,REG0LOW}	TX only run current (DC/DC, 5 V, REG0 out = 1.8 V)P _{RF} = 0 dBm		3.0		mA
I _{TX,OdBM,DCDC}	TX only run current (DC/DC, 3 V) $P_{RF} = 0 \text{ dBm}$		4.8		mA
I _{TX,0dBM}	TX only run current P _{RF} = 0 dBm		10.6		mA
I _{TX,MINUS4dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -4 dBm		3.1		mA
I _{TX,MINUS4dBM}	TX only run current P _{RF} = -4 dBm		8.1		mA
I _{TX,MINUS8dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -8 dBm		3.3		mA
I _{TX,MINUS8dBM}	TX only run current P _{RF} = -8 dBm		7.2		mA
I _{TX,MINUS12dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -12 dBm		3.0		mA
I _{TX,MINUS12dBM}	TX only run current P _{RF} = -12 dBm		6.4		mA
I _{TX,MINUS16dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -16 dBm		2.8		mA
I _{TX,MINUS16dBM}	TX only run current P _{RF} = -16 dBm		6.0		mA
$I_{TX,MINUS20dBM,DCDC}$	TX only run current DC/DC, 3 V P _{RF} = -20 dBm		2.7		mA
I _{TX,MINUS20dBM}	TX only run current P _{RF} = -20 dBm		5.6		mA
I _{TX,MINUS40dBM,DCDC}	TX only run current DC/DC, 3 V P _{RF} = -40 dBm		2.3		mA
I _{TX,MINUS40dBM}	TX only run current P _{RF} = -40 dBm		4.6		mA
I _{START,TX,DCDC}	TX start-up current DC/DC, 3 V, P _{RF} = 4 dBm		5.2		mA
I _{START,TX}	TX start-up current, P _{RF} = 4 dBm		11.0		mA

6.20.15.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Тур.	Max.	Units
I _{RX,1M,DCDC}	RX only run current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		4.6		mA
I _{RX,1M}	RX only run current (LDO, 3 V) 1 Mbps/1 Mbps BLE		9.9		mA
I _{RX,2M,DCDC}	RX only run current (DC/DC, 3 V) 2 Mbps/2 Mbps BLE		5.2		mA
I _{RX,2M}	RX only run current (LDO, 3 V) 2 Mbps/2 Mbps BLE		11.1		mA
I _{START,RX,1M,DCDC}	RX start-up current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		3.7		mA
I _{START,RX,1M}	RX start-up current 1 Mbps/1 Mbps BLE		6.7		mA

6.20.15.4 Transmitter specification

Symbol	Description	Min.	Тур.	Max.	Units
P _{RF}	Maximum output power		8.0		dBm
P _{RFC}	RF power control range		28.0		dB
P _{RFCR}	RF power accuracy			±4	dB
P _{RF1,1}	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-24.8		dBc
P _{RF2,1}	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-54.0		dBc
P _{RF1,2}	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-25		dBc
P _{RF2,2}	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-54.0		dBc
E _{vm}	Error vector magnitude IEEE 802.15.4		8		%rms
P _{harm2nd, IEEE 802.15.4}	2nd harmonics in IEEE 802.15.4 mode		-51.0		dBm
P _{harm3rd, IEEE 802.15.4}	3rd harmonics in IEEE 802.15.4		-48.0		dBm



Cumhal	Description	N/III	Time	May	Unite
Symbol	Description	Min.	Тур.	Max.	Units
P _{ACP,R} , IEEE 802.15.4	IEEE 802.15.4 Relative adjacent Channel Power, offset > 3.5 MHz 19		-42		dBc
P _{ACP,A} , IEEE 802.15.4	IEEE 802 15.4 Absolute adjacent Channel Power, offset > 3.5 MHz ¹⁹		-46		dBm




Figure 133: Output power, 1 Mbps Bluetooth low energy mode, at maximum TXPOWER setting (typical values)



Output power set to maximum TXPOWER setting, resolution bandwidth (RBW) set to 100 kHz, and transmitter Duty-Cycle approximately 85%.




Figure 134: Output power, 1 Mbps Bluetooth low energy mode, at 0 dBm TXPOWER setting (typical values)

6.20.15.5 Receiver operation

Symbol	Description	Min.	Тур.	Max.	Units
P _{RX,MAX}	Maximum received signal strength at < 0.1% PER		0		dBm
P _{SENS,IT,1M}	Sensitivity, 1 Mbps nRF mode ideal transmitter ²⁰		-93		dBm
P _{SENS,IT,2M}	Sensitivity, 2 Mbps nRF mode ideal transmitter ²¹		-89		dBm
P _{SENS,IT,SP,1M,BLE}	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≤ 37 bytes BER=1E-3 ²	2	-95		dBm
P _{SENS,IT,LP,1M,BLE}	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≥ 128 bytes BER=1E-4	1	-94		dBm
	23				
P _{SENS,IT,SP,2M,BLE}	Sensitivity, 2 Mbps BLE ideal transmitter, packet length ≤ 37 bytes		-92		dBm
P _{SENS,IT,BLE LE125k}	Sensitivity, 125 kbps BLE mode		-103		dBm
P _{SENS,IT,BLE LE500k}	Sensitivity, 500 kbps BLE mode		-99		dBm
P _{SENS,IEEE 802.15.4}	Sensitivity in IEEE 802.15.4 mode		-100		dBm



Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

Typical sensitivity applies when ADDRO is used for receiver address correlation. When ADDR[1..7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume)

²³ Equivalent BER limit < 10E-04




Figure 135: Sensitivity, 1 Mbps Bluetooth low energy mode, Regulator = LDO (typical values)

6.20.15.6 RX selectivity

RX selectivity with equal modulation on interfering signal²⁴

Symbol	Description	Min.	Тур.	Max.	Units
C/I _{1M,co-channel}	1Mbps mode, Co-Channel interference		9		dB
C/I _{1M,-1MHz}	1 Mbps mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1M,+1MHz}	1 Mbps mode, Adjacent (+1 MHz) interference		-10		dB
C/I _{1M,-2MHz}	1 Mbps mode, Adjacent (-2 MHz) interference		-19		dB
C/I _{1M,+2MHz}	1 Mbps mode, Adjacent (+2 MHz) interference		-42		dB
C/I _{1M,-3MHz}	1 Mbps mode, Adjacent (-3 MHz) interference		-38		dB
C/I _{1M,+3MHz}	1 Mbps mode, Adjacent (+3 MHz) interference		-48		dB
C/I _{1M,±6MHz}	1 Mbps mode, Adjacent (≥6 MHz) interference		-50		dB
C/I _{1MBLE,co-channel}	1 Mbps BLE mode, Co-Channel interference		6		dB
C/I _{1MBLE,-1MHz}	1 Mbps BLE mode, Adjacent (-1 MHz) interference		-2		dB
C/I _{1MBLE,+1MHz}	1 Mbps BLE mode, Adjacent (+1 MHz) interference		-9		dB
C/I _{1MBLE,-2MHz}	1 Mbps BLE mode, Adjacent (-2 MHz) interference		-22		dB
C/I _{1MBLE,+2MHz}	1 Mbps BLE mode, Adjacent (+2 MHz) interference		-46		dB
C/I _{1MBLE,>3MHz}	1 Mbps BLE mode, Adjacent (≥3 MHz) interference		-50		dB
C/I _{1MBLE,image}	Image frequency interference		-22		dB
C/I _{1MBLE,image,1MHz}	Adjacent (1 MHz) interference to in-band image frequency		-35		dB
C/I _{2M,co-channel}	2 Mbps mode, Co-Channel interference		10		dB
C/I _{2M,-2MHz}	2 Mbps mode, Adjacent (-2 MHz) interference		6		dB
C/I _{2M,+2MHz}	2 Mbps mode, Adjacent (+2 MHz) interference		-19		dB
C/I _{2M,-4MHz}	2 Mbps mode, Adjacent (-4 MHz) interference		-20		dB
C/I _{2M,+4MHz}	2 Mbps mode, Adjacent (+4 MHz) interference		-44		dB

Desired signal level at PIN = -67 dBm. One interferer is used, having equal modulation as the desired signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented



Symbol	Description	Min.	Тур.	Max.	Units
C/I _{2M,-6MHz}	2 Mbps mode, Adjacent (-6 MHz) interference		-42		dB
C/I _{2M,+6MHz}	2 Mbps mode, Adjacent (+6 MHz) interference		-42		dB
C/I _{2M,≥12MHz}	2 Mbps mode, Adjacent (≥12 MHz) interference		-52		dB
C/I _{2MBLE,co-channel}	2 Mbps BLE mode, Co-Channel interference		6.8		dB
C/I _{2MBLE,±2MHz}	2 Mbps BLE mode, Adjacent (±2 MHz) interference		-10		dB
C/I _{2MBLE,±4MHz}	2 Mbps BLE mode, Adjacent (±4 MHz) interference		-45		dB
C/I _{2MBLE,≥6MHz}	2 Mbps BLE mode, Adjacent (≥6 MHz) interference		-48		dB
C/I _{2MBLE,image}	Image frequency interference		-24		dB
C/I _{2MBLE,image} , 2MHz	Adjacent (2 MHz) interference to in-band image frequency		-35		dB
C/I _{125k BLE LR,co-channel}	125 kbps BLE LR mode, Co-Channel interference		4.4		dB
C/I _{125k BLE LR,-1MHz}	125 kbps BLE LR mode, Adjacent (-1 MHz) interference		-4.0		dB
C/I _{125k BLE LR,+1MHz}	125 kbps BLE LR mode, Adjacent (+1 MHz) interference		-12		dB
C/I _{125k BLE LR,-2MHz}	125 kbps BLE LR mode, Adjacent (-2 MHz) interference		-28		dB
C/I _{125k BLE LR,+2MHz}	125 kbps BLE LR mode, Adjacent (+2 MHz) interference		-50		dB
C/I _{125k BLE LR,>3MHz}	125 kbps BLE LR mode, Adjacent (≥3 MHz) interference		-55		dB
C/I _{125k BLE LR,image}	Image frequency interference		-29		dB

6.20.15.7 RX intermodulation

RX intermodulation²⁵

Symbol	Description	Min.	Тур.	Max.	Units
P _{IMD,5TH,1M}	IMD performance, 1 Mbps, 5th offset channel, packet length \leq 37 bytes		-33		dBm
P _{IMD,5TH,1M,BLE}	IMD performance, BLE 1 Mbps, 5th offset channel, packet length \leq 37 bytes		-30		dBm
P _{IMD,5TH,2M}	IMD performance, 2 Mbps, 5th offset channel, packet length \leq 37 bytes		-33		dBm
P _{IMD,5TH,2M,BLE}	IMD performance, BLE 2 Mbps, 5th offset channel, packet length ≤ 37 bytes		-31		dBm

6.20.15.8 Radio timing

Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN,BLE,1M}	Time between TXEN task and READY event after channel FREQUENCY	140		140	μs
	configured (1 Mbps BLE and 150 μs TIFS)				
t _{TXEN,FAST,BLE,1M}	Time between TXEN task and READY event after channel FREQUENCY	40		40	μs
	configured (1 Mbps BLE with fast ramp-up and 150 μs TIFS)				
t _{TXDIS,BLE,1M}	When in TX, delay between DISABLE task and DISABLED event for MODE =	6		6	μs
	Nrf_1Mbit and MODE = Ble_1Mbit				
t _{RXEN,BLE,1M}	Time between the RXEN task and READY event after channel FREQUENCY	140		140	μs
	configured (1 Mbps BLE)				
t _{RXEN,FAST,BLE,1M}	Time between the RXEN task and READY event after channel FREQUENCY	40		40	μs
	configured (1 Mbps BLE with fast ramp-up)				
t _{RXDIS,BLE,1M}	When in RX, delay between DISABLE task and DISABLED event for MODE =	0		0	μs
	Nrf_1Mbit and MODE = Ble_1Mbit				
t _{TXDIS,BLE,2M}	When in TX, delay between DISABLE task and DISABLED event for MODE =	4		4	μs
	Nrf_2Mbit and MODE = Ble_2Mbit				
t _{RXDIS,BLE,2M}	When in RX, delay between DISABLE task and DISABLED event for MODE =	0		0	μs
	Nrf_2Mbit and MODE = Ble_2Mbit				
t _{TXEN,IEEE 802.15.4}	Time between TXEN task and READY event after channel FREQUENCY	130		130	μs
	configured (IEEE 802.15.4)				

Desired signal level at PIN = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the desired signal. The input power of the interferers where the sensitivity equals BER = 0.1% is presented.



Symbol	Description	Min.	Тур.	Max.	Units
t _{TXEN,FAST,IEEE} 802.15.4	Time between TXEN task and READY event after channel FREQUENCY	40		40	μs
	configured (IEEE 802.15.4 with fast ramp-up)				
t _{TXDIS,IEEE 802.15.4}	When in TX, delay between DISABLE task and DISABLED event (IEEE 802.15.4)	21		21	μs
t _{RXEN,IEEE 802.15.4}	Time between the RXEN task and READY event after channel FREQUENCY	130		130	μs
	configured (IEEE 802.15.4)				
t _{RXEN,FAST,IEEE 802.15.4}	Time between the RXEN task and READY event after channel FREQUENCY	40		40	μs
	configured (IEEE 802.15.4 with fast ramp-up)				
t _{RXDIS,IEEE 802.15.4}	When in RX, delay between DISABLE task and DISABLED event (IEEE 802.15.4)	0.5		0.5	μs
t _{RX-to-TX} turnaround	Maximum TX-to-RX or RX-to-TX turnaround time in IEEE 802.15.4 mode		40		μs

6.20.15.9 Received signal strength indicator (RSSI) specifications

Symbol	Description	Min.	Тур.	Max.	Units
RSSI _{ACC}	RSSI accuracy valid range -90 to -20 dBm		±2		dB
RSSI _{RESOLUTION}	RSSI resolution		1		dB
RSSI _{PERIOD}	RSSI sampling time from RSSI_START task		0.25		μs
RSSI _{SETTLE}	RSSI settling time after signal level change		15		μs

6.20.15.10 Jitter

Symbol	Description	Min.	Тур.	Max.	Units
t _{DISABLEDJITTER}	Jitter on DISABLED event relative to END event when shortcut between END		0.25		μs
	and DISABLE is enabled				
t _{READYJITTER}	Jitter on READY event relative to TXEN and RXEN task		0.25		μs

6.20.15.11 IEEE 802.15.4 energy detection constants

Symbol	Description	Min.	Тур.	Max.	Units
ED_RSSISCALE	Scaling value when converting between hardware-reported value and dBm	4	4	4	
ED_RSSIOFFS	Offset value when converting between hardware-reported value and dBm	-92	-92	-92	

6.21 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 136: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated, the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

4413_417 v1.11 656



6.21.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward 1 or 0. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.

6.21.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

6.21.3 Registers

Instances

Instance	Base address	Description
RNG	0x4000D000	Random number generator


Register overview

Register	Offset	Description
TASKS_START	0x000	Task starting the random number generator
TASKS_STOP	0x004	Task stopping the random number generator
EVENTS_VALRDY	0x100	Event being generated for every new random number written to the VALUE register
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number

6.21.3.1 TASKS_START

Address offset: 0x000

Task starting the random number generator




6.21.3.2 TASKS_STOP

Address offset: 0x004

Task stopping the random number generator






6.21.3.3 EVENTS_VALRDY

Address offset: 0x100

Event being generated for every new random number written to the VALUE register



6.21.3.4 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	ımber			31	30 2	9 28	8 27	26	25	24 :	23 2	22 2	1 2	0 19	9 18	3 17	16	15 1	14 1	l3 1	2 1:	10	9	8	7	6	5	4	3	2	1 0
ID																															Α
Reset	t 0x000	00000		0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW	VALRDY_STOP								:	Sho	rtcu	ıt be	etwe	een	eve	nt V	ALR	DY	and	tas	k ST	OP								
			Disabled	0						١	Disa	ble	shc	rtcu	ut																
			Enabled	1						١	Ena	ble	sho	rtcu	it																

6.21.3.5 INTENSET

Address offset: 0x304

Enable interrupt


Bit nu	ımber			31 30 29 28 27 2	26 25 24	23 22 21 20	19 1	8 17	16 15	5 14	13 12	11 1	0 9	8	7	6 5	5 4	3	2	1 (
ID																				A
Reset	t 0x000	00000		0 0 0 0 0	0 0 0	0 0 0 0	0 0	0	0 0	0	0 0	0 (0	0	0	0 (0	0	0	0 0
ID																				
Α	RW	VALRDY				Write '1' to	enable	e inte	errup	t for	event	VALF	DY							
			Set	1		Enable														
			Disabled	0		Read: Disab	led													
			Fnabled	1		Read: Fnab	led													

6.21.3.6 INTENCLR

Address offset: 0x308


Disable interrupt





6.21.3.7 CONFIG


Address offset: 0x504 Configuration register



6.21.3.8 VALUE

Address offset: 0x508

Output random number



6.21.4 Electrical specification

6.21.4.1 RNG Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{RNG,START}	Time from setting the START task to generation begins. This is a one-time		128		μs
	delay on START signal and does not apply between samples.				
t _{RNG,RAW}	Run time per byte without bias correction. Uniform distribution of 0 and 1 is		30		μs
	not guaranteed.				
t _{RNG,BC}	Run time per byte with bias correction. Uniform distribution of 0 and 1 is		120		μs
	guaranteed. Time to generate a byte cannot be guaranteed.				

6.22 RTC — Real-time counter

The Real-time counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK).








Figure 137: RTC block schematic

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

6.22.1 Clock source

The RTC runs off the LFCLK.

The COUNTER resolution is $30.517~\mu s$. Depending on the source, the RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

The software has to explicitly start LFCLK before using the RTC.

See CLOCK — Clock control on page 157 for more information about clock sources.

6.22.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f<sub>RTC</sub> [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR, and TRIGOVRFLW, meaning the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples of different frequency configurations are as following:

• Desired COUNTER frequency 100 Hz (10 ms counter period)

```
PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327
```

 $f_{RTC} = 99.9 \text{ Hz}$

10009.576 µs counter period

• Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz) - 1 = 4095

 $f_{RTC} = 8 Hz$



125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
28-1	7812.5 μs	131072 seconds
2 ¹² -1	125 ms	582.542 hours

Table 38: RTC resolution versus overflow

6.22.3 COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event is disabled by default.




Figure 138: Timing diagram - COUNTER_PRESCALER_0




Figure 139: Timing diagram - COUNTER_PRESCALER_1

6.22.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition.

OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0.

Note: The OVRFLW event is disabled by default.

6.22.5 TICK event

The TICK event enables low power tickless RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM SysTick feature.

Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.



Note: The TICK event is disabled by default.

6.22.6 Event control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may increase power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in Peripheral interface on page 173. The RTC task and event system is illustrated in Tasks, events, and interrupts in the RTC on page 662.




Figure 140: Tasks, events, and interrupts in the RTC

6.22.7 Compare feature

There are a number of Compare registers.

For more information, see Registers on page 667.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.






Figure 141: Timing diagram - COMPARE_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 142: Timing diagram - COMPARE START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 143: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 144: Timing diagram - COMPARE_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 145: Timing diagram - COMPARE N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value is greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 146: Timing diagram - COMPARE_N-1

6.22.8 TASK and EVENT jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).



The following is a summary of the jitter introduced on tasks and events.



Table 39: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	+/- 15 μs
COMPARE to COMPARE ²⁶	+/- 62.5 ns

Table 40: RTC jitter magnitudes on events

Note: 32.768 kHz clock jitter is additional to the numbers provided above.

CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 147: Timing diagram - DELAY_CLEAR




Figure 148: Timing diagram - DELAY_STOP

The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5 μ s +/-15 μ s. In some cases, in particular if the RTC is STARTed before the LFCLK is running, that timing can be up to ~250 μ s. The software should therefore wait for the first TICK if it has to make sure the RTC is running. Sending a



²⁶ Assumes RTC runs continuously between these events.

TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will start LFCLK, but the update will then be delayed by the same amount of time of up to \sim 250 μ s. The figures show the shortest and longest delays on the START task which appears as a +/-15 μ s jitter on the first COUNTER increment.




Figure 149: Timing diagram - JITTER START-




Figure 150: Timing diagram - JITTER_START+

6.22.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering an LFCLK transition may occur during a read), the CPU and core memory bus are halted for three cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 151: Timing diagram - COUNTER READ



6.22.10 Registers

Instances

Instance	Base address	Description
RTC0	0x4000B000	Real-time counter 0
RTC1	0x40011000	Real-time counter 1
RTC2	0x40024000	Real-time counter 2

Configuration

Instance	Configuration
RTCO	CC[02] implemented, CC[3] not implemented
RTC1	CC[03] implemented
RTC2	CC[03] implemented

Register overview

Register	Offset	Description
TASKS_START	0x000	Start RTC COUNTER
TASKS_STOP	0x004	Stop RTC COUNTER
TASKS_CLEAR	0x008	Clear RTC COUNTER
TASKS_TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS_TICK	0x100	Event on COUNTER increment
EVENTS_OVRFLW	0x104	Event on COUNTER overflow
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is
		stopped.
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

6.22.10.1 TASKS_START

Address offset: 0x000
Start RTC COUNTER



Bit nu	ımber			31 30 29 28 27	26 25 24	23 22	21 20	19 1	8 17 1	16 15	14	13 1	2 11	10	9 8	3 7	6	5	4	3	2 :	1 0
ID																						Α
Reset	0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0	0	0 (0 (0 0
ID																						
Α	W	TASKS_START				Start	RTC CC	DUNTE	R													
			Trigger	1		Trigge	er task															


6.22.10.2 TASKS_STOP

Address offset: 0x004 Stop RTC COUNTER

Bit nu	umber			31 30 29 28 27 2	6 25 24	1 23	22 21	20 2	19 18	3 17 1	16 15	14	13 12	11	10 9	8	7	6	5	4	3 2	1	0
ID																							Α
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0	0	0 0	0	0 0	0	0 0	0	0 0	0	0 (0	0	0	0	0	0 0	0	0
ID																							
Α	W	TASKS_STOP				Sto	p RTC	COL	JNTE	R													_
			Trigger	1		Trig	ger ta	sk															

6.22.10.3 TASKS_CLEAR

Address offset: 0x008 Clear RTC COUNTER



6.22.10.4 TASKS_TRIGOVRFLW

Address offset: 0x00C
Set COUNTER to 0xFFFFF0

			Trigger	1							Tri	gge	r tas	k																	
Α	W	TASKS_TRIGOVRFLW	I								Set	t CC	OUN	ΓER	to 0	xFF	FFF)													
ID																															
Reset	0x000	00000		0	0	0	0 () (0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0 0	0	0
ID																															Α
Bit nu	ımber			31	30	29 2	28 2	7 2	6 25	5 24	23	22	21 2	20 1	9 1	8 17	16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3 2	1	0


6.22.10.5 EVENTS_TICK

Address offset: 0x100

Event on COUNTER increment







6.22.10.6 EVENTS_OVRFLW

Address offset: 0x104


Event on COUNTER overflow

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_OVRFLW			Event on COUNTER overflow
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.22.10.7 EVENTS_COMPARE[0]

Address offset: 0x140


Compare event on CC[0] match



6.22.10.8 EVENTS COMPARE[1]

Address offset: 0x144

Compare event on CC[1] match



6.22.10.9 EVENTS_COMPARE[2]

Address offset: 0x148

Compare event on CC[2] match





Bit nu	ımber			31 30 29	28 27	26 25	24 2	3 22	21 2	20 19	9 18	17 1	6 15	14 1	.3 12	11	10 9	8	7	6	5	4	3 2	1	0
ID																									Α
Reset	0x000	00000		0 0 0	0 0	0 0	0 0	0 0	0 (0 0	0	0 0	0	0	0 0	0	0 0	0	0	0	0	0	0 0	0	0
ID																									
Α	RW	EVENTS_COMPARE					С	Comp	are e	event	t on (CC[2]] ma	tch											
			NotGenerated	0			E	vent	not g	gene	rate	d													
			Generated	1			E	vent	gene	erate	d														

6.22.10.10 EVENTS_COMPARE[3]

Address offset: 0x14C

Compare event on CC[3] match

Bit nu	ımber			31	30 2	9 28	3 27 :	26 2	25 2	24 2	3 22	2 21	20	19	18 1	7 16	5 15	14	13	12	11 1	0 9	8	7	6	5	4	3 2	2 1	. 0
ID																														Α
Reset	0x000	00000		0	0 0	0	0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0 () (0	0	0	0	0	0 0	0	0
ID																														
Α	RW	EVENTS_COMPARE								C	om	oare	eve	ent o	on C	C[3]	ma	tch												
			NotGenerated	0						Е	vent	no	t ge	nera	ted															
			Generated	1						Е	vent	gei	nera	ted																

6.22.10.11 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31	30 29	28	27 2	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12 1	111	10 9	9 :	8 7	' (5 5	4	3	2	1	0
ID														F	Е	D	С														В	Α
Reset	0x000	00000		0	0 0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0) (0	0	0	0	0	0
ID																																
А	RW	TICK								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt T	ICK										
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		
			Enabled	1						Re	ad:	Ena	able	ed																		
В	RW	OVRFLW								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt C	VR	FLW	/								
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		
			Enabled	1						Re	ad:	Ena	able	ed																		
С	RW	COMPARE[0]								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt C	ON	1PA	RE[0]							
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		
			Enabled	1						Re	ad:	Ena	able	ed																		
D	RW	COMPARE[1]								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt C	ON	1PA	RE[1]							
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		
			Enabled	1						Re	ad:	Ena	able	ed																		
E	RW	COMPARE[2]								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt C	ON	1PA	RE[2]							
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		
			Enabled	1						Re	ad:	Ena	able	ed																		
F	RW	COMPARE[3]								Wı	rite	'1'	to e	ena	ble	inte	erru	pt f	or	eve	nt C	ON	1PA	RE[3]							
			Set	1						En	able	e																				
			Disabled	0						Re	ad:	Dis	sabl	ed																		



ID R/W Field	Value ID Enabled	Value	Description Read: Enabled	
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID			F E D C	ВА
Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0

6.22.10.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31	30 2	9 2	8 27	26	5 25	5 24	4 2	3 2	2 2	21 2	0 1	19	18	17	16	15	14	13	12	2 13	1 10	9	8	7	6	5	4	3	2	1	0
ID																F	Ε	D	С															В	Α
Reset	0x000	00000		0	0 0) (0	0	0	0) (0 () (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Α	RW	TICK									V	Vrit	e '1	l' to	di	isak	ole	int	errı	upt	foi	ev	ent	t TI	CK									Т	_
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	i: E	nab	ole	d																			
В	RW	OVRFLW									W	Vrit	e '1	l' to	di	isat	ole	int	errı	upt	fo	ev	ent	t O'	VRF	LW									
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	i: E	nab	ole	d																			
С	RW	COMPARE[0]									V	Vrit	e '1	l' to	di	sat	ole	int	errı	upt	foi	ev	ent	t CO	MC	PAR	RE[C)]							
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	i: E	nab	ole	d																			
D	RW	COMPARE[1]									W	Vrit	e '1	l' to	di	isat	ole	int	errı	upt	fo	ev	ent	t CO	MC	PAR	RE[1	.]							
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	i: E	nab	ole	d																			
E	RW	COMPARE[2]									V	Vrit	e '1	l' to	di	sat	ole	int	errı	upt	foi	ev	ent	t CO	MC	PAR	RE[2	2]							
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	i: E	nab	ole	d																			
F	RW	COMPARE[3]									W	Vrit	e '1	l' to	di	isat	ole	int	errı	upt	foi	ev	ent	t CO	MC	PAR	RE[3	8]							
			Clear	1							D	Disal	ble																						
			Disabled	0							R	Reac	l: D	isal	ble	d																			
			Enabled	1							R	Reac	1: E	nab	ole	d																			

6.22.10.13 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit nu	ımber			31 30 29 28 27 26 25 24	3 22 21 20 19 18 17 16 15 14 13 1	12 11 10 9 8	7 6	5	4 3	2	1 0
ID					F E D C						ВА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0	0	0 0	0	0 0
ID											
Α	RW	TICK			nable or disable event routing for ϵ	event TICK					
			Disabled	0	isable						
			Enabled	1	nable						
В	RW	OVRFLW			nable or disable event routing for e	event OVRFLW					





Bit nı	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	COMPARE[0]			Enable or disable event routing for event COMPARE[0]
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	COMPARE[1]			Enable or disable event routing for event COMPARE[1]
			Disabled	0	Disable
			Enabled	1	Enable
Е	RW	COMPARE[2]			Enable or disable event routing for event COMPARE[2]
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	COMPARE[3]			Enable or disable event routing for event COMPARE[3]
			Disabled	0	Disable
			Enabled	1	Enable

6.22.10.14 EVTENSET

Address offset: 0x344 Enable event routing

Bit nu	ımber			31	30	29 2	28 27	7 26	6 2	5 24	4 23	3 22	2 2:	1 20	19	18	3 17	7 16	5 15	5 14	4 1	3 1	2 :	11	10	9	8	7	6	5	4	3	2 1	0
ID															F	Е	D	C															Е	3 A
Reset	t 0x000	00000		0	0	0 (0 0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	. ()	0	0	0	0	0	0	0	0	0	0	0 0) 0
A	RW	TICK							7		W	rite	'1'	' to	ena	ble	ev	ent	ro	utir	ng t	for	ev	ent	: TI	CK		7		7				
			Disabled	0							Re	ead:	: Di	isab	led						-													
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					
В	RW	OVRFLW									W	/rite	· '1'	' to	ena	ble	ev	ent	ro	utiı	ng t	for	ev	ent	: 0\	/RF	LW							
			Disabled	0							Re	ead:	: Di	isab	led																			
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					
С	RW	COMPARE[0]									W	rite	· '1'	' to	ena	ble	ev	ent	ro	utir	ng t	for	ev	ent	: CC	M	PAR	E[0]					
			Disabled	0							Re	ead:	: Di	isab	led																			
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					
D	RW	COMPARE[1]									W	rite	· '1'	' to	ena	ble	ev	ent	ro	utiı	ng t	for	ev	ent	CC	MC	PAR	E[1	.]					
			Disabled	0							Re	ead:	: Di	isab	led																			
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					
E	RW	COMPARE[2]									W	rite	'1	' to	ena	ble	ev	ent	ro	utiı	ng t	for	ev	ent	CC	DM	PAR	E[2]					
			Disabled	0							Re	ead:	: Di	isab	led																			
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					
F	RW	COMPARE[3]									W	rite	· '1'	' to	ena	ble	ev	ent	ro	utir	ng t	for	ev	ent	CC	DM	PAR	E[3]					
			Disabled	0							Re	ead:	: Di	isab	led																			
			Enabled	1							Re	ead:	: Er	nabl	ed																			
			Set	1							En	nabl	le																					



6.22.10.15 EVTENCLR


Address offset: 0x348

Disable event routing

Bit nu	mher			31	30.2	9 29	3 27	26	25 27	1 2	יב אי	21	20	19	18	17	16	15	14 1	13	12 1	1 1	10.9	9 5	2 7	6	5	4	3	2	1)
ID	IIIDCI			51.	JU 2	.5 20	5 2 /	20 .	25 2-	7 2	.5 22	. 21	. 20		E			13	17.	15	12 1		10 .	, ,	, ,	-		_	J		В	
				_														_	_		_					_		_	_			
	0x000			_		0 0	0	0	0 0					0	0	0	0	0	0	0	0	0	0 () () 0	0	0	0	0	0	0	,
ID		Field	Value ID	Valu	ıe)escr																					
Α	RW	TICK								۷	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	reve	ent	TIC	K								
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	d																		
			Clear	1						D	Disab	le																				
В	RW	OVRFLW								۷	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	r eve	ent	OV	RFL	W							
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	d																		
			Clear	1						D	Disab	le																				
С	RW	COMPARE[0]								٧	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	r eve	ent	CO	MΡ	ARE[0]						
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	d																		
			Clear	1						D	Disab	le																				
D	RW	COMPARE[1]								٧	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	r eve	ent	CO	MP	ARE[1]						
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	d																		
			Clear	1						D	Disab	le																				
E	RW	COMPARE[2]								٧	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	r eve	ent	CO	MP	ARE[2]						
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	ed																		
			Clear	1						D	Disab	le																				
F	RW	COMPARE[3]								٧	Vrite	'1'	to c	lisa	ble	eve	ent i	ou	ting	fo	r eve	ent	CO	MP	ARE[[3]						
			Disabled	0						R	Read:	Dis	sabl	ed																		
			Enabled	1						R	Read:	En	able	ed																		
			Clear	1						D	Disab	le																				

6.22.10.16 COUNTER

Address offset: 0x504
Current COUNTER value



6.22.10.17 PRESCALER

Address offset: 0x508

12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped.



		PRESCALER		Prescaler value
Reset (0x0000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nun	mber		31 30 29 28 27 26 25 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


6.22.10.18 CC[0]

Address offset: 0x540 Compare register 0

Α	RW	COMPARE		Co	mp	are	valu	e																	
ID																									
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0
ID				Α	Α	Α	Α ,	А А	Α	Α	Α	Α	Α	Α	Α	Α .	Д	A A	۸ ۸	А А	Α	Α	Α	Α	Α
Bit nu	umber		31 30 29 28 27 26 25	24 23	22	21	20 1	.9 18	3 17	16	15	14	13	12 :	11	10	9	8 .	7 (5 5	4	3	2	1	0

6.22.10.19 CC[1]

Address offset: 0x544 Compare register 1



6.22.10.20 CC[2]

Address offset: 0x548 Compare register 2

Bit nu	ımber		31 30 29 28 27 26 25 2	4 23	22	21	20 1	9 18	17 1	16 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3	2	1 0
ID				Α	Α	Α	A A	A A	A	A A	A A	Α	Α	A	Δ ,	4 A	Α	Α	Α	Α	Α	A	А А
Reset	0x000	00000	0 0 0 0 0 0 0	0 0	0	0	0 (0 0	0	0 (0	0	0	0	0 (0	0	0	0	0	0	0	0 0
ID																							
А	RW	COMPARE		Cc	mp	are	valu	e															

6.22.10.21 CC[3]

Address offset: 0x54C Compare register 3

Bit nu	mber	31 30 29 28 27 26 25 24 2	23 22 21 20 19	18 17 16	5 15 14	13 12 1	1 10 9	8 7	6 5	5 4	3 2	2 1 0
ID		· ·	A A A A	A A A	АА	A A A	A A A	A A A	AA	A A	A A	А А А
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0 0	0 0	0 0	0 (0	0 0	0 0
ID												
Α	RW COMPARE	C	Compare value									



6.23 SAADC — Successive approximation analog-to-digital converter

The SAADC peripheral is a differential successive approximation register (SAR) analog-to-digital converter.

The main features of the SAADC are the following:

- 8/10/12-bit resolution, 14-bit resolution with oversampling
- Up to eight channels for single-ended inputs and four channels for differential inputs, depending on the package variant
- Full scale input range (0 V to VDD)
- Multiple inputs
 - Input pins AINO to AIN7
 - VDD input
 - VDDHDIV5 input
- Individual reference selection for each channel
 - VDD
 - Internal reference
- Continuous sampling
- Output samples automatically stored in RAM using EasyDMA as 16-bit two's complement values
- · Internal resistor string




Figure 152: Block diagram

6.23.1 Channel and input configuration

Up to eight SAADC channels can be enabled and configured for SAADC.

A channel is connected to an analog input using the registers CH[n].PSELP and CH[n].PSELN. Each SAADC channel can be configured to use either single-ended mode or differential input mode. Setting register CH[n].PSELP enables the corresponding channel. Setting register CH[n].PSELN has no effect for single-ended channels.



Register CH[n].CONFIG configures SAADC channels. In Single-ended mode, the negative channel input is shorted to ground internally. In Single-ended mode, the assumption is that the internal ground of the ADC is the same as the external ground that the measured voltage is referred to. This makes SAADC sensitive to ground bounce on the PCB. To avoid this, use the differential input mode instead.

Before sampling is started, the length and location of the memory buffer in RAM must be configured. Use registers RESULT.MAXCNT on page 714 and RESULT.PTR on page 713 to configure the length and location where the output values are to be written. The START task must be triggered to apply the configuration. See EasyDMA on page 679 for details on memory configuration and how the results are stored in memory.

SAADC is stopped by triggering the STOP task. The STOP task also terminates the ongoing sampling. SAADC generates a STOPPED event when it has stopped. If SAADC is not started when the STOP task is triggered, the STOPPED event is still generated.

6.23.1.1 Shared resources

The SAADC peripheral shares analog resources with other analog peripherals.

While it is possible to use COMP and SAADC at the same time, selecting the same analog input pin for both peripherals is not supported.

6.23.1.2 Acquisition time

To sample input voltage, SAADC connects a capacitor to the input, as shown in the following figure.




Figure 153: Simplified SAADC sample network

Acquisition time is the amount of time the capacitor is connected, see the TACQ field in the CH[n]. CONFIG register. The required acquisition time depends on the source resistance R_{source} . For high source resistance, increase the acquisition time according to the following table:

TACQ [µs]	Maximum source resistance [$k\Omega$]
3	10
5	40
10	100
15	200
20	400
40	800

Table 41: Acquisition time

When using VDDHDIV5 as input, the acquisition time must be 10 µs or longer.

6.23.1.3 Internal resistor string (resistor ladder)

SAADC has an internal resistor string for positive and negative input. The resistors are controlled in register CH[n].CONFIG.



The following figure illustrates the resistor ladder for positive and negative input:




Figure 154: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)

6.23.1.4 Reference voltage and gain settings

Each SAADC channel can have individual reference and gain settings. These settings are configured in register CH[n].CONFIG.

The following configuration options are available:

- VDD/4 or internal 0.6 V reference
- Gain ranging from 1/6 to 4

The gain setting controls the effective input range of SAADC, as shown in the following equation:

```
Input range = (\pm 0.6 \text{ V or } \pm \text{VDD/4})/\text{gain}
```

For example, selecting VDD as reference, single-ended input (grounded negative input), and a gain of 1/4 gives the following input range:

```
Input range = (VDD/4)/(1/4) = VDD
```

With internal reference, single-ended input (grounded negative input) and a gain of 1/6, the input range is the following:

```
Input range = (0.6 \text{ V})/(1/6) = 3.6 \text{ V}
```

Inputs AINO to AIN7 cannot exceed VDD or be lower than VSS.

6.23.2 Operation modes

The SAADC configuration supports Single-channel Single Conversion mode, Single-channel Continuous Conversion mode, and scan mode. Only one mode can be enabled at a time.

Single-channel sampling happens in either Single Conversion mode or Continuous Conversion mode. Scan mode is entered when more than one channel is enabled.

Oversampling can be used to improve the signal-to-noise ratio (SNR). It is not recommended to use oversampling for scan mode. For more information about oversampling, see Oversampling on page 678.



6.23.2.1 Single-channel Single Conversion mode

SAADC performs one conversion of a single channel and stops once complete.

This mode of operation is configured by enabling only one of the available channels defined by the registers CH[n].PSELP, CH[n].PSELN, and CH[n].CONFIG. When the SAMPLE task is triggered, SAADC starts sampling the input voltage.

A DONE event signals that the sample was taken. In this mode, the RESULTDONE and DONE events are equal when oversampling does not happen. Both events can occur before EasyDMA transfers the value to RAM. For more information, see EasyDMA on page 679. The END event is generated when RESULT.MAXCNT on page 714 values are transferred to RAM.

6.23.2.2 Single-channel Continuous Conversion mode

In Single-channel Continuous Conversion mode, a single channel is sampled continuously.

Continuous sampling is achieved with an internal timer in the SAADC peripheral. The register SAMPLERATE on page 713 configures the Single-channel Continuous Conversion mode and sample rate.

The sample rate must fulfill the following criteria:

```
f_{SAMPLE} < 1 / (t_{ACQ} + t_{conv})
```

When Single-channel Continuous Conversion mode is selected, SAADC is started by triggering the SAMPLE task once. Triggering the STOP task stops sampling. A DONE event signals that one sample was taken. In this mode, the RESULTDONE and DONE events are equal when oversampling does not happen. Both events may occur before EasyDMA transfers the value to RAM. For more information, see EasyDMA on page 679. The END event is generated when RESULT.MAXCNT on page 714 values are transferred to RAM.

6.23.2.3 Scan mode

If more than one channel is enabled, SAADC functions in scan mode.

In scan mode, one SAMPLE task triggers one conversion per enabled channel.

The time it takes to sample all channels is less than the sum of the conversion time of all enabled channels. The conversion time for a channel is defined as the sum of the acquisition time t_{ACQ} and the conversion time t_{CONV} .

The events DONE and RESULTDONE are generated when one sample is taken. Both events may occur before EasyDMA transfers the values into RAM, see EasyDMA on page 679 for more information.

Note: Continuous conversion mode is not supported in scan mode.

6.23.2.4 Oversampling

An accumulator in SAADC can be used to find the average of several analog input samples. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling does not improve the integral non-linearity (INL) or differential non-linearity (DNL).

Oversampling is configured in register OVERSAMPLE. When oversampling, 2^{OVERSAMPLE} samples are averaged before one result is transferred to memory. The mode used to sample the input determines when and how those samples are taken.

When oversampling is configured, DONE event is generated for every input sample taken. RESULTDONE event is generated for every averaged value ready to be transferred into RAM. END event is generated when RESULT.MAXCNT averaged values are transferred into RAM.



Note: Oversampling should only be used when a single input channel is enabled, as averaging is performed over all enabled channels.

6.23.3 Digital output

The digital output value is calculated using the following formula.

```
RESULT = [V(P) - V(N)] * (GAIN/REFERENCE) * 2 (RESOLUTION - m)
```

where V (P) is the voltage at input P, V (N) is the voltage at input N, GAIN is the selected gain, REFERENCE is the selected reference voltage, RESOLUTION is output resolution in bits, as configured in register RESOLUTION on page 712, and m being 0 for single-ended channels and 1 for differential channels.

Results are sign extended to 16 bits and stored in RAM in little-endian byte order.

Results generated by SAADC deviate due to DC errors like offset, gain, differential non-linearity (DNL), and integral non-linearity (INL). See Electrical specification for details on these parameters. The result can also vary due to AC errors like non-linearities in the gain block, settling errors due to high source impedance, and sampling jitter. DC errors affect the most for battery measurement.

6.23.4 EasyDMA

SAADC resources are started by triggering the START task. The SAADC uses EasyDMA to store results in a buffer in RAM.

Registers RESULT.PTR on page 713 and RESULT.MAXCNT on page 714 must be configured before SAADC is started.

The result buffer is located at the address specified in register RESULT.PTR on page 713. This register is double-buffered, and it can be updated and prepared for the next START task immediately after the STARTED event is generated. Register RESULT.MAXCNT on page 714 specifies the size of the result buffer. SAADC generates an END event when the result buffer is full, as shown in the following figure.




Figure 155: SAADC

The following figure provides an example of results in Data RAM with an even RESULT.MAXCNT on page 714 and channels 1, 2, and 5 enabled.



	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*RESULT.MAXCNT – 4	CH[5] last result	CH[2] last result

Figure 156: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2, and 5 enabled

The following figure provides an example of results in Data RAM with an odd RESULT.MAXCNT on page 714 and channels 1, 2, and 5 enabled.




Figure 157: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2, and 5 enabled

The last 32-bit word is populated with only one 16-bit result.

See Memory on page 21 for more information about the different memory regions.

EasyDMA is finished accessing RAM when events END or STOPPED are generated. To see the number of results transferred to the RAM result buffer since the START task was triggered, read register RESULT.AMOUNT on page 714.

6.23.5 Event monitoring using limits

Using limits allows event monitoring on channels.

A high and low limit can be configured in the CH[n].LIMIT register. The high limit must be higher than or equal to the low limit.

Relevant events are generated when the conversion results (sampled input signals) are outside of the defined limits. It is not possible to generate an event when the input signal is inside a defined range by switching the high and low limit. An example of event monitoring using limits is illustrated in the following figure:






Figure 158: Event monitoring on channel[n] using limits

Limit comparison does not need to be enabled. If event monitoring is not required, related events should be ignored.

6.23.6 Calibration

The SAADC peripheral has a temperature dependent offset.

It is recommended to calibrate SAADC at least once before use, and recalibrate when the ambient temperature changes by more than 10°C.

Offset calibration is started by triggering the CALIBRATEOFFSET task. The CALIBRATEDONE event is generated when calibration is finished.

6.23.7 Registers

Instances

Instance	Base address	Description
SAADC	0x40007000	Analog to digital converter

Register overview

Register	Offset	Description
TASKS_START	0x000	Starts the SAADC and prepares the result buffer in RAM
TASKS_SAMPLE	0x004	Takes one SAADC sample
TASKS_STOP	0x008	Stops the SAADC and terminates all on-going conversions
TASKS_CALIBRATEOFFSET	0x00C	Starts offset auto-calibration
EVENTS STARTED	0x100	The SAADC has started



Register	Offset	Description
EVENTS_END	0x104	The SAADC has filled up the result buffer
EVENTS_DONE	0x108	A conversion task has been completed. Depending on the configuration, multiple conversions might
		be needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C	Result ready for transfer to RAM
EVENTS_CALIBRATEDONE	0x110	Calibration is complete
EVENTS_STOPPED	0x114	The SAADC has stopped
EVENTS_CH[0].LIMITH	0x118	Last result is equal or above CH[0].LIMIT.HIGH
EVENTS_CH[0].LIMITL	0x11C	Last result is equal or below CH[0].LIMIT.LOW
EVENTS_CH[1].LIMITH	0x120	Last result is equal or above CH[1].LIMIT.HIGH
EVENTS_CH[1].LIMITL	0x124	Last result is equal or below CH[1].LIMIT.LOW
EVENTS_CH[2].LIMITH	0x128	Last result is equal or above CH[2].LIMIT.HIGH
EVENTS_CH[2].LIMITL	0x12C	Last result is equal or below CH[2].LIMIT.LOW
EVENTS_CH[3].LIMITH	0x130	Last result is equal or above CH[3].LIMIT.HIGH
EVENTS_CH[3].LIMITL	0x134	Last result is equal or below CH[3].LIMIT.LOW
EVENTS_CH[4].LIMITH	0x138	Last result is equal or above CH[4].LIMIT.HIGH
EVENTS_CH[4].LIMITL	0x13C	Last result is equal or below CH[4].LIMIT.LOW
EVENTS_CH[5].LIMITH	0x140	Last result is equal or above CH[5].LIMIT.HIGH
EVENTS_CH[5].LIMITL	0x144	Last result is equal or below CH[5].LIMIT.LOW
EVENTS_CH[6].LIMITH	0x148	Last result is equal or above CH[6].LIMIT.HIGH
EVENTS_CH[6].LIMITL	0x14C	Last result is equal or below CH[6].LIMIT.LOW
EVENTS_CH[7].LIMITH	0x150	Last result is equal or above CH[7].LIMIT.HIGH
EVENTS_CH[7].LIMITL	0x154	Last result is equal or below CH[7].LIMIT.LOW
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Status
ENABLE	0x500	Enable or disable SAADC
CH[0].PSELP	0x510	Input positive pin selection for CH[0]
CH[0].PSELN	0x514	Input negative pin selection for CH[0]
CH[0].CONFIG	0x518	Input configuration for CH[0]
CH[0].LIMIT	0x51C	High/low limits for event monitoring of a channel
CH[1].PSELP	0x520	Input positive pin selection for CH[1]
CH[1].PSELN	0x524	Input negative pin selection for CH[1]
CH[1].CONFIG	0x528	Input configuration for CH[1]
CH[1].LIMIT	0x52C	High/low limits for event monitoring of a channel
CH[2].PSELP	0x530	Input positive pin selection for CH[2]
CH[2].PSELN	0x534	Input negative pin selection for CH[2]
CH[2].CONFIG	0x538	Input configuration for CH[2]
CH[2].LIMIT	0x53C	High/low limits for event monitoring of a channel
CH[3].PSELP	0x540	Input positive pin selection for CH[3]
CH[3].PSELN	0x544	Input negative pin selection for CH[3]
CH[3].CONFIG	0x548	Input configuration for CH[3]
CH[3].LIMIT	0x54C	High/low limits for event monitoring of a channel
CH[4].PSELP	0x550	Input positive pin selection for CH[4]
CH[4].PSELN	0x554	Input negative pin selection for CH[4]
CH[4].CONFIG	0x558	Input configuration for CH[4]
CH[4].LIMIT	0x55C	High/low limits for event monitoring of a channel
CH[5].PSELP	0x560	Input positive pin selection for CH[5]
CH[5].PSELN	0x564	Input negative pin selection for CH[5]
CH[5].CONFIG	0x568	Input configuration for CH[5]
CH[5].LIMIT	0x56C	High/low limits for event monitoring of a channel
	0x570	
CH[6].PSELP	UX5/U	Input positive pin selection for CH[6]



Register	Offset	Description
CH[6].CONFIG	0x578	Input configuration for CH[6]
CH[6].LIMIT	0x57C	High/low limits for event monitoring of a channel
CH[7].PSELP	0x580	Input positive pin selection for CH[7]
CH[7].PSELN	0x584	Input negative pin selection for CH[7]
CH[7].CONFIG	0x588	Input configuration for CH[7]
CH[7].LIMIT	0x58C	High/low limits for event monitoring of a channel
RESOLUTION	0x5F0	Resolution configuration
OVERSAMPLE	0x5F4	Oversampling configuration. The RESOLUTION is applied before averaging, thus for high
		OVERSAMPLE a higher RESOLUTION should be used.
SAMPLERATE	0x5F8	Controls normal or continuous sample rate
RESULT.PTR	0x62C	Data pointer
RESULT.MAXCNT	0x630	Maximum number of 16-bit samples to be written to output RAM buffer
RESULT.AMOUNT	0x634	Number of 16-bit samples written to output RAM buffer since the previous START task

6.23.7.1 TASKS_START

Address offset: 0x000


Starts the SAADC and prepares the result buffer in RAM

Bit number				31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset 0x00000000				0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_START			Starts the SAADC and prepares the result buffer in RAM
			Trigger	1	Trigger task

6.23.7.2 TASKS_SAMPLE

Address offset: 0x004


Takes one SAADC sample



6.23.7.3 TASKS_STOP

Address offset: 0x008

Stops the SAADC and terminates all on-going conversions








6.23.7.4 TASKS_CALIBRATEOFFSET


Address offset: 0x00C

Starts offset auto-calibration



6.23.7.5 EVENTS STARTED


Address offset: 0x100
The SAADC has started



6.23.7.6 EVENTS END

Address offset: 0x104

The SAADC has filled up the result buffer



6.23.7.7 EVENTS_DONE

Address offset: 0x108

A conversion task has been completed. Depending on the configuration, multiple conversions might be needed for a result to be transferred to RAM.




Bit nu	ımber			31	30 2	9 2	8 27	7 26	5 25	24	23	22	21 2	0 1	9 1	8 17	7 16	5 15	14	13	12	11 :	10	9 8	3 7	' 6	5	, 4	1 3	2	1	0
ID																																Α
Reset	0x000	00000		0	0 () (0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0) (0	0) (0	0	0	0
Α	RW	EVENTS_DONE									A c	onv	ersi	on t	ask	has	be	en (com	ple	ted	De	pen	ding	g or	the	e co	onfi	iguı	ratio	on,	
											mu	ltip	le co	nve	ersio	ons	mig	tht l	oe r	ieed	ded	for	a re	sult	to	be t	rar	ısfe	erre	d to	R/	M.
			NotGenerated	0							Eve	ent r	not g	gene	erat	ed																
			Generated	1							Eve	ent g	gene	rate	ed																	

6.23.7.8 EVENTS_RESULTDONE


Address offset: 0x10C

Result ready for transfer to RAM




6.23.7.9 EVENTS_CALIBRATEDONE

Address offset: 0x110
Calibration is complete



6.23.7.10 EVENTS STOPPED

Address offset: 0x114
The SAADC has stopped



6.23.7.11 EVENTS_CH[0]

Peripheral events.






6.23.7.11.1 EVENTS_CH[0].LIMITH

Address offset: 0x118


Last result is equal or above CH[0].LIMIT.HIGH



6.23.7.11.2 EVENTS_CH[0].LIMITL

Address offset: 0x11C

Last result is equal or below CH[0].LIMIT.LOW




6.23.7.12 EVENTS CH[1]

Peripheral events.

6.23.7.12.1 EVENTS_CH[1].LIMITH

Address offset: 0x120

Last result is equal or above CH[1].LIMIT.HIGH




6.23.7.12.2 EVENTS_CH[1].LIMITL

Address offset: 0x124

Last result is equal or below CH[1].LIMIT.LOW






6.23.7.13 EVENTS_CH[2]

Peripheral events.

6.23.7.13.1 EVENTS_CH[2].LIMITH

Address offset: 0x128


Last result is equal or above CH[2].LIMIT.HIGH



6.23.7.13.2 EVENTS_CH[2].LIMITL

Address offset: 0x12C

Last result is equal or below CH[2].LIMIT.LOW



6.23.7.14 EVENTS_CH[3]


Peripheral events.

6.23.7.14.1 EVENTS CH[3].LIMITH

Address offset: 0x130

Last result is equal or above CH[3].LIMIT.HIGH






6.23.7.14.2 EVENTS_CH[3].LIMITL

Address offset: 0x134

Last result is equal or below CH[3].LIMIT.LOW




6.23.7.15 EVENTS_CH[4]

Peripheral events.

6.23.7.15.1 EVENTS_CH[4].LIMITH

Address offset: 0x138


Last result is equal or above CH[4].LIMIT.HIGH



6.23.7.15.2 EVENTS_CH[4].LIMITL

Address offset: 0x13C

Last result is equal or below CH[4].LIMIT.LOW







6.23.7.16 EVENTS_CH[5]

Peripheral events.

6.23.7.16.1 EVENTS_CH[5].LIMITH

Address offset: 0x140

Last result is equal or above CH[5].LIMIT.HIGH

Bit n	umber			31 30 29 28 27 26 2	25 24 2	3 22 2	1 20 1	19 18	17 1	.6 15	14	13 1:	2 11	10	9	8 7	7 6	5	4	3	2	1 0
ID																						Α
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 (0 0	0 0	0 0	0 (0 0	0	0 0	0	0	0	0 (0	0	0	0	0	0 0
ID																						
Α	RW	LIMITH			L	ast res	ult is e	equal	or al	oove	CH[5].LI N	MIT.I	HIGI	1							
			NotGenerated	0	E	vent no	ot gen	erate	d													
			Generated	1	Е	vent ge	enerat	ed														

6.23.7.16.2 EVENTS_CH[5].LIMITL

Address offset: 0x144

Last result is equal or below CH[5].LIMIT.LOW

Bit nu	umber			31 30 29 28	27 26 25	24 23	22 21	20 19	18 17	16 1	5 14	13 12	2 11	10 9	8	7	6	5	4 3	2	1 0
ID																					А
Rese	t 0x000	00000		0 0 0 0	0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0	0	0 0	0	0 0
ID																					
Α	RW	LIMITL				Las	t resul	t is eq	ual or	belov	v CH[5].LIN	ИIT.L	OW							
			NotGenerated	0		Eve	ent not	gener	rated												
			Generated	1		Eve	ent gen	erated	d												

6.23.7.17 EVENTS_CH[6]

Peripheral events.

6.23.7.17.1 EVENTS_CH[6].LIMITH

Address offset: 0x148

Last result is equal or above CH[6].LIMIT.HIGH


Bit nu	ımber			31 3	30 29 2	8 27 2	26 25	24 2	3 22	21 2	0 19	18	17 10	5 15	14	13 12	2 11	10	9	3 7	6	5	4	3	2 1	. 0
ID																										Α
Reset	0x000	00000		0	0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 0	0
ID																										
Α	RW	LIMITH						L	ast re	esult	is ec	qual o	or ab	ove	CH[6	5].LIN	∕IIT.ŀ	HIGH	ł							
			NotGenerated	0				E	vent	not ${\mathfrak g}$	gene	rated	ł													
			Generated	1				E	vent	gene	rate	d														

6.23.7.17.2 EVENTS_CH[6].LIMITL

Address offset: 0x14C

Last result is equal or below CH[6].LIMIT.LOW





6.23.7.18 EVENTS_CH[7]

Peripheral events.

6.23.7.18.1 EVENTS_CH[7].LIMITH

Address offset: 0x150


Last result is equal or above CH[7].LIMIT.HIGH

Bit nu	umber			31 30 29 28 27	26 25	24 23	22 21	L 20 1	19 18	17 1	16 15	5 14	13 1	2 11	. 10	9	8	7	6 5	5 4	3	2	1 0
ID																							А
Rese	t 0x000	00000		0 0 0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 (0	0	0	0	0	0 (0	0	0	0 0
ID																							
Α	RW	LIMITH				Las	t resu	ılt is e	equal	or a	bove	CH[7].LI	MIT.	HIG	Н							
			NotGenerated	0		Eve	nt no	t gen	erate	ed													
			Generated	1		Eve	nt ge	nerat	ed														

6.23.7.18.2 EVENTS_CH[7].LIMITL

Address offset: 0x154

Last result is equal or below CH[7].LIMIT.LOW



6.23.7.19 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31	30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID														٧	U	Т	S	R	Q	Р	0	N	M	L	K	J	1	Н	G	F	Ε	D	С	ВА
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																		
Α	RW	STARTED										Ena	ble	or	dis	abl	e in	ter	rup	ot fo	or e	eve	nt S	TAF	RTEI)								
			Disabled	0								Dis	able	е																				
			Enabled	1								Ena	ble																					
В	RW	END										Ena	ble	or	dis	abl	e in	ter	rup	ot fo	or e	eve	nt E	ND										
			Disabled	0								Dis	able	е																				





Bit nu	ımber			31 30 29 2	8 27 2	26 25	24 23 :	22 21 :	20 19	18 1	17 16	5 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 C
ID								V	U T	S	R Q	Σ F	, 0	N	М	L	K	J	ī	Н	G	F	E	D	C	ВА
	t 0x000	00000		0 0 0 0) ()	0 0	0 0																			
ID		Field		Value				criptio						_		_	_		Ť	_		Ť	_			
	.,,		Enabled	1			Ena			•	•	۰	•	۰	•	۰	•		•	۰	•	•	۰	•	۰	
С	RW	DONE		_					disable	e int	erru	taı	for e	eve	nt D	ON	١E									
			Disabled	0			Disa																			
			Enabled	1			Ena	ble																		
D	RW	RESULTDONE					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt R	ESI	ULTI	DO!	NE							
			Disabled	0			Disa					•														
			Enabled	1			Ena	ble																		
E	RW	CALIBRATEDONE					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	AL	IBR/	ATE	10D	۱E						
			Disabled	0			Disa																			
			Enabled	1			Ena	ble																		
F	RW	STOPPED					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt S	то	PPE	D								
			Disabled	0			Disa					•														
			Enabled	1			Ena	ble																		
G	RW	CHOLIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	:Н0	LIM	ITH								
			Disabled	0			Disa																			
			Enabled	1			Ena	ble																		
Н	RW	CHOLIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	:H0	LIM	IITL								
			Disabled	0			Disa																			
			Enabled	1			Ena	ble																		
ı	RW	CH1LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н1	LIM	ITH								
			Disabled	0			Disa																			
			Enabled	1			Ena	ble																		
J	RW	CH1LIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н1	LIM	ITL								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
K	RW	CH2LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н2	LIM	ITH								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
L	RW	CH2LIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	H2	LIM	ITL								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
М	RW	CH3LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н3	LIM	ITH								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
N	RW	CH3LIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н3	LIM	ITL								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
0	RW	CH4LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Ή4	LIM	ITH								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
Р	RW	CH4LIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	H4	LIM	ITL								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
Q	RW	CH5LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н5	LIM	ITH								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
R	RW	CH5LIMITL					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	H5	LIM	ITL								
			Disabled	0			Disa	ble																		
			Enabled	1			Ena	ble																		
S	RW	CH6LIMITH					Ena	ble or	disable	e int	erru	ıpt	for e	eve	nt C	Н6	LIM	ITH								



Bit nu	mber			31 3	0 29	28 :	27 2	6 25	24	23	22 :	21 :	20 1	19 1	18 1	17 1	16 1	5 1	4 1	3 12	2 11	10	9	8	7	6	5 4	1 3	2	1	0
ID												V	U .	Т	S	R (Q I) (0 N	IV	L	K	J	1	Н	G	F E		С	В	Α
Reset	0x000	00000		0 (0 0	0	0 0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0 (0	0	0	0
ID																															
			Disabled	0						Dis	able	è																			
			Enabled	1						Ena	ble																				
Т	RW	CH6LIMITL								Ena	ble	or	disa	ble	int	err	upt	for	eve	ent (CH6	LIM	ITL								
			Disabled	0						Dis	able	9																			
			Enabled	1						Ena	ble																				
U	RW	CH7LIMITH								Ena	ble	or	disa	ble	int	err	upt	for	eve	nt (CH7	LIM	ITH								
			Disabled	0						Dis	able	9																			
			Enabled	1						Ena	ble																				
V	RW	CH7LIMITL								Ena	ble	or	disa	ble	int	err	upt	for	eve	ent (CH7	LIM	ITL								
			Disabled	0						Dis	able	2																			
			Enabled	1						Ena	ble																				

6.23.7.20 INTENSET

Address offset: 0x304

Enable interrupt

Note Note	Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
New Field Value ID Value Description	ID					V U T S R Q P O N M L K J I H G F E D C B A
Note 1 to enable interrupt for event STARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Bead: Enabled Set 1 Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Set 1 Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled C RW DONE Set 1 Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Disabled Enabled 1 Rea	Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Enabled Read: Disabled Read: Disabled Read: Enabled Read: Disabled						
Disabled Panaled Pan	Α	RW	STARTED			Write '1' to enable interrupt for event STARTED
RW RESULTDONE Set 1 Enable Disabled 0 Read: Enabled RWite '1' to enable interrupt for event END Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled				Set	1	Enable
RW END Set 1 Enable Enabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled RRW RESULTDONE Write '1' to enable interrupt for event RESULTDONE Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Enabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled				Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled DONE Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 1 Read: Enabled Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Enabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Disabled 1 Read: Enabled Enable Disabled 0 Read: Disabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled 1 Read: Enabled Write '1' to enable interrupt for event DONE Set 1 Enable Disabled 0 Read: Disabled Enabled Probable interrupt for event DONE RW RESULTDONE Write '1' to enable interrupt for event RESULTDONE Set 1 Enable Disabled Probable interrupt for event RESULTDONE Set 1 Enable Disabled Probable interrupt for event RESULTDONE ENABLE READ PROBABLE READ: Write '1' to enable interrupt for event CALIBRATEDONE ENABLE READ: Write '1' to enable interrupt for event CALIBRATEDONE ENABLE READ: Probable Read: Enabled ENABLE READ: Probable Read: Enabled ENABLE READ: Probable Read: Enabled ENABLE READ: Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Enabled ENABLE READ: Probable Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled	В	RW	END			Write '1' to enable interrupt for event END
Enabled 1 Read: Enabled Write '1' to enable interrupt for event DONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Enabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled				Set	1	Enable
Set 1 Enable RW CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event RESULTDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CALIBRATEDONE Enabled 1 Read: Enabled Write '1' to enable interrupt for event CALIBRATEDONE Enabled 1 Read: Enabled Write '1' to enable interrupt for event CALIBRATEDONE Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Read: Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Disabled 1 Read: Enabled RESULTDONE Set 1 Enable Disabled 0 Read: Disabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled CALIBRATEDONE Set 1 RW CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Read: Enabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled RW RESULTDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enable Write '1' to enable interrupt for event CALIBRATEDONE Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Enable Enable Disabled 1 Read: Enabled Enable Enable Enable RW STOPPED Set 1 Enable Disabled 0 Read: Disabled Enable Read: Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Finable Enable Disabled 0 Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled	С	RW	DONE			Write '1' to enable interrupt for event DONE
Enabled 1 Read: Enabled Write '1' to enable interrupt for event RESULTDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Enabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 0 Read: Enabled Enabled 1 Read: Enabled Read: Enabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Enable 0 Read: Disabled				Set	1	Enable
Set 1 Enable E RW CALIBRATEDONE Set 1 Enable Canable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled E RW CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled				Disabled	0	Read: Disabled
Set 1 RW CALIBRATEDONE Read: Disabled 0 Read: Enabled Enabled 1 Read: Enabled Set 1 Enable Disabled 0 Read: Disabled interrupt for event CALIBRATEDONE Set 1 Enable Enabled 1 Read: Enabled Enabled 1 Read: Enabled Frabled 1 Read: Enabled Set 1 Enable Set 1 Enable Disabled 0 Read: Disabled interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Enable Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled ENW CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Enable Enable Enable Enable Enable Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Enable Enable Enable Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Enable Enable Write '1' to enable interrupt for event STOPPED Enable Enable Enable Enabled Enabled Enabled Enabled Enabled Enable Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled	D	RW	RESULTDONE			Write '1' to enable interrupt for event RESULTDONE
Enabled 1 Read: Enabled Write '1' to enable interrupt for event CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED RW STOPPED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Set	1	Enable
RW CALIBRATEDONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Frabled 1 Enable Set 1 Enabled Enabled 1 Read: Enabled Frabled 1 Enable Set 1 Enable Disabled 0 Read: Disabled Frable 1 Enable Output Notice '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Frable 1 Read: Enabled Frable 2 Enabled Frable 3 Read: Enabled Frable 3 Read: Enabled Frable 3 Read: Disabled Frable 3 Read: Disabled Frable 3 Read: Disabled				Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Rew STOPPED Set 1 Enable Disabled 0 Read: Disabled Set 1 Enable Disabled 0 Read: Disabled Read: Enabled Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Read: Enabled Read: Enabled Mrite '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled FRW STOPPED Set 1 Enable Disabled 0 Read: Disabled Finable Disabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Finable Disabled 0 Read: Disabled Finable Disabled 1 Read: Enabled Finable Disabled 0 Read: Disabled	E	RW	CALIBRATEDONE			Write '1' to enable interrupt for event CALIBRATEDONE
Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Set	1	Enable
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event STOPPED Set 1 Enable Read: Disabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled	F	RW	STOPPED			
Enabled 1 Read: Enabled Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Set	1	Enable
Write '1' to enable interrupt for event CHOLIMITH Set 1 Enable Disabled 0 Read: Disabled				Disabled	0	Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled				Enabled	1	Read: Enabled
Disabled 0 Read: Disabled	G	RW	CHOLIMITH			
Enabled 1 Read: Enabled						
				Enabled	1	Read: Enabled



Rit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				01 00 23 20 27 20 23 2	V U T S R Q P O N M L K J I H G F E D C B A
	0000	0000			
	0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Field	Value ID	Value	Description
Н	RW	CHOLIMITL	C-1	4	Write '1' to enable interrupt for event CHOLIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
	5147	CHALINATU	Enabled	1	Read: Enabled
ı	RW	CH1LIMITH	Cat	1	Write '1' to enable interrupt for event CH1LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
	DVA	CUALINATE	Enabled	1	Read: Enabled
J	RW	CH1LIMITL	C-1	4	Write '1' to enable interrupt for event CH1LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
14	514/	CH2LIMITH	Enabled	1	Read: Enabled
K	RW	CHZLIMITH	C-1	4	Write '1' to enable interrupt for event CH2LIMITH
			Set Disabled	0	Enable Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CH2LIMITL	Enabled	1	
L	KVV	CHZLIIVIIIL	Set	1	Write '1' to enable interrupt for event CH2LIMITL Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
M	RW	CH3LIMITH	Enabled	1	Write '1' to enable interrupt for event CH3LIMITH
IVI	NVV	CHSLIMITH	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL	Lilabica	1	Write '1' to enable interrupt for event CH3LIMITL
14	11.00	CHSLIMITE	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH	2.102.100	-	Write '1' to enable interrupt for event CH4LIMITH
Ü		0	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CH4LIMITL		_	Write '1' to enable interrupt for event CH4LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CH5LIMITH			Write '1' to enable interrupt for event CH5LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CH5LIMITL			Write '1' to enable interrupt for event CH5LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	CH6LIMITH			Write '1' to enable interrupt for event CH6LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Т	RW	CH6LIMITL			Write '1' to enable interrupt for event CH6LIMITL
			Set	1	Enable



Bit nu	mber			31 3	0 29 2	28 2	7 26	25 2	24 2	23 22	2 21	20 1	.9	18 1	17	16	15	14	13	12	11 1	.0	9	8	7 (5 !	5 4	. 3	2	1	0
ID											٧	U	Т	S	R	Q	Р	0	N	M	L	K	J	L	Н	3 I	F E	D	С	В	Α
Reset	0x000	00000		0 (0 0	0 0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0
ID																															
			Disabled	0					F	Read	: Dis	able	d																		
			Enabled	1					F	Read	: Ena	abled	i																		
U	RW	CH7LIMITH							٧	Vrite	'1'	to er	nak	ole i	nte	erru	pt 1	for e	eve	nt (H7	LIN	IITH								
			Set	1					Е	Enab	le																				
			Disabled	0					F	Read	: Dis	able	d																		
			Enabled	1					F	Read	: Ena	abled	ł																		
V	RW	CH7LIMITL							٧	Vrite	'1'	to er	nak	ole i	nte	erru	pt 1	for e	eve	nt (H7	LIN	IITL								
			Set	1					Е	Enab	le																				
			Disabled	0					F	Read	: Dis	able	d																		
			Enabled	1					F	Read	: Ena	abled	i																		

6.23.7.21 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	STARTED			Write '1' to disable interrupt for event STARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	DONE			Write '1' to disable interrupt for event DONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	RESULTDONE			Write '1' to disable interrupt for event RESULTDONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	CALIBRATEDONE			Write '1' to disable interrupt for event CALIBRATEDONE
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	CHOLIMITH			Write '1' to disable interrupt for event CHOLIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	CHOLIMITL			Write '1' to disable interrupt for event CHOLIMITL



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
		00000			
	0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	K/W	Field	Value ID	Value	Description
			Clear Disabled	0	Disable Read: Disabled
	DVA	CH1LIMITH	Enabled	1	Read: Enabled
'	RW	CHILIMITH	Class	4	Write '1' to disable interrupt for event CH1LIMITH Disable
			Clear	1	Read: Disabled
			Disabled		
J	D\A/	CH1LIMITL	Enabled	1	Read: Enabled
J	RW	CHILIMITE	Clear	1	Write '1' to disable interrupt for event CH1LIMITL Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
K	RW	CH2LIMITH	Enabled	1	Write '1' to disable interrupt for event CH2LIMITH
K	IXVV	CHZENVITTI	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CH2LIMITL	Lilabled	1	Write '1' to disable interrupt for event CH2LIMITL
L	NVV	CHZLIMITE	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
M	RW	CH3LIMITH	Lilabled	1	Write '1' to disable interrupt for event CH3LIMITH
IVI	IXVV	CHSLIMITH	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL	Lilabica	1	Write '1' to disable interrupt for event CH3LIMITL
		0.1022	Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH		_	Write '1' to disable interrupt for event CH4LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CH4LIMITL			Write '1' to disable interrupt for event CH4LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CH5LIMITH			Write '1' to disable interrupt for event CH5LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CH5LIMITL			Write '1' to disable interrupt for event CH5LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	CH6LIMITH			Write '1' to disable interrupt for event CH6LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Т	RW	CH6LIMITL			Write '1' to disable interrupt for event CH6LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled

695




Bit nu	mber			31	30 29	28	27	26	25 2	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4	3 2	1	1 0
ID												V	U	Т	S	R	Q	Р	0	N	М	L	K	J	1	Н	G	F I	ΕI	D C	: B	3 A
Reset	0x000	00000		0	0 0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 0	0	0 0
ID																																
			Enabled	1						R	ead	: En	able	ed																		
U	RW	CH7LIMITH								W	Vrite	'1'	to c	disa	ble	int	errı	ıpt	for	eve	ent	CH	'LIN	ΛIT	Н							
			Clear	1						D	isat	le																				
			Disabled	0						R	ead	: Dis	abl	ed																		
			Enabled	1						R	ead	: En	able	ed																		
٧	RW	CH7LIMITL								W	Vrite	'1'	to c	disa	ble	int	errı	ıpt	for	eve	ent	CH	'LIN	ΛIT	L							
			Clear	1						D	isak	le																				
			Disabled	0						R	ead	: Dis	abl	ed																		
			Enabled	1						R	ead	: En	able	ed																		

6.23.7.22 STATUS


Address offset: 0x400

Status



6.23.7.23 ENABLE

Address offset: 0x500 Enable or disable SAADC



6.23.7.24 CH[0].PSELP

Address offset: 0x510

Input positive pin selection for CH[0]




Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.25 CH[0].PSELN

Address offset: 0x514

Input negative pin selection for CH[0]



6.23.7.26 CH[0].CONFIG

Address offset: 0x518

Input configuration for CH[0]

Bit nu	umber			31 3	30 29	9 28	3 27	26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	4
Reset	t 0x0002	20000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Ро	sitiv	ve c	han	nel	res	isto	or c	on	tro	I													
			Bypass	0							Ву	pas	s re	sist	or la	add	ler																	
			Pulldown	1							Pu	II-d	ıwo	ı to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3							Se	t in	put	at \	/DD	/2																		




Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	ΑE	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.27 CH[0].LIMIT

Address offset: 0x51C

High/low limits for event monitoring of a channel



6.23.7.28 CH[1].PSELP

Address offset: 0x520

Input positive pin selection for CH[1]




Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.29 CH[1].PSELN

Address offset: 0x524

Input negative pin selection for CH[1]



6.23.7.30 CH[1].CONFIG

Address offset: 0x528

Input configuration for CH[1]

Bit nu	umber			31 3	0 29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	Α
Rese	t 0x000	20000		0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Po	sitiv	ve c	han	inel	res	isto	or c	ont	trol														
			Bypass	0							Ву	pas	s re	sist	or la	add	er																	
			Pulldown	1							Pu	II-d	ıwo	n to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3							Set	tinp	put	at \	/DD	/2																		




Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	ΑE	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.31 CH[1].LIMIT

Address offset: 0x52C

High/low limits for event monitoring of a channel



6.23.7.32 CH[2].PSELP

Address offset: 0x530


Input positive pin selection for CH[2]

Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.33 CH[2].PSELN

Address offset: 0x534

Input negative pin selection for CH[2]



6.23.7.34 CH[2].CONFIG

Address offset: 0x538

Input configuration for CH[2]

Bit nu	umber			31 3	30 29	9 28	3 27	26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	4
Reset	t 0x0002	20000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Ро	sitiv	ve c	han	nel	res	isto	or c	on	tro	I													
			Bypass	0							Ву	pas	s re	sist	or la	add	ler																	
			Pulldown	1							Pu	II-d	ıwo	ı to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3							Se	t in	put	at \	/DD	/2																		



Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	AΓ	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.35 CH[2].LIMIT

Address offset: 0x53C

High/low limits for event monitoring of a channel

Bit nu	umber	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B	3 B B B B B B B B A A A A A A A A A A A
Rese	t 0x7FFF8000	0 1 1 1 1 1 1 :	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW LOW	[-32768 to +32767]	Low level limit
В	RW HIGH	[-32768 to +32767]	High level limit

6.23.7.36 CH[3].PSELP

Address offset: 0x540


Input positive pin selection for CH[3]

Bit nu	umber			31 30 2	9 28	3 27 2	26 25	24 2	23 22	21	20 19	9 18	17	16	15	14 :	13 1	.2 1	1 10	9	8	7	6	5	4 3	3 2	1	0
ID																									A A	4 A	Α	Α
Reset	t 0x000	00000		0 0	0 0	0 (0 0	0 (0 0	0	0 0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0 (0	0	0
ID																												
Α	RW	PSELP						Δ	Analo	g pc	sitive	e inp	ut	char	nne	I												
			NC	0				Ν	lot c	onne	ected																	
			AnalogInput0	1				Δ	AIN0																			
			AnalogInput1	2				Δ	AIN1																			
			AnalogInput2	3				Δ	AIN2																			
			AnalogInput3	4				Δ	AIN3																			
			AnalogInput4	5				Δ	AIN4																			
			AnalogInput5	6				Δ	AIN5																			
			AnalogInput6	7				Δ	AIN6																			
			AnalogInput7	8				Δ	AIN7																			
			VDD	9				٧	/DD																			
			VDDHDIV5	0x0D				٧	/DDF	1/5																		

6.23.7.37 CH[3].PSELN

Address offset: 0x544

Input negative pin selection for CH[3]



6.23.7.38 CH[3].CONFIG

Address offset: 0x548

Input configuration for CH[3]

Bit nu	umber			31 3	0 29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	Α
Rese	t 0x000	20000		0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Po	sitiv	ve c	han	inel	res	isto	or c	ont	trol														
			Bypass	0							Ву	pas	s re	sist	or la	add	er																	
			Pulldown	1							Pu	II-d	ıwo	n to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3							Set	tinp	put	at \	/DD	/2																		




Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	ΑE	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.39 CH[3].LIMIT

Address offset: 0x54C

High/low limits for event monitoring of a channel



6.23.7.40 CH[4].PSELP

Address offset: 0x550

Input positive pin selection for CH[4]




Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.41 CH[4].PSELN

Address offset: 0x554


Input negative pin selection for CH[4]



6.23.7.42 CH[4].CONFIG

Address offset: 0x558

Input configuration for CH[4]






Bit nu	ımber			31	30	29 2	28 27	7 26	25	24	23 2	22 2	21 20	0 1	9 1	8 1	7 1	6 1	5 1	1 13	3 12	11	. 10	9	8	7	6	5	4	3 :	2 :	1 0
ID										G			F		E		E E				D		С	С	С			В	В		,	А А
Reset	0x000	20000		0	0	0	0 0	0	0	0	0	0	0 0)	0 0)	1 () (0	0	0	0	0	0	0	0	0	0	0	0 () (D O
ID	R/W	Field	Value ID	Val	ue						Des	crip	otion																			
В	RW	RESN									Neg	gativ	ve ch	ar	nel	re	sisto	or c	ont	ol												
			Bypass	0							Вур	ass	resis	sto	r la	dd	er															
			Pulldown	1							Pull	-do	wn t	0 (GND)																
			Pullup	2							Pull	-up	to V	/DI)																	
			VDD1_2	3							Set	inp	ut at	V	DD/	2																
С	RW	GAIN									Gair	n co	ontro	ol																		
			Gain1_6	0							1/6																					
			Gain1_5	1							1/5																					
			Gain1_4	2							1/4																					
			Gain1_3	3							1/3																					
			Gain1_2	4							1/2																					
			Gain1	5							1																					
			Gain2	6							2																					
			Gain4	7							4																					
D-	RW	REFSEL									Refe	erei	nce c	or	itrol																	
			Internal	0							Inte	erna	al ref	ere	ence	(0	۰.6 ۱	()														
			VDD1_4	1							VDE	0/4	as re	efe	ren	ce																
E	RW	TACQ									Acq	uisi	ition	tir	ne,	the	tin	ne 1	the	SAA	DC	use	es to	sa	mpl	e tl	he ir	ıpu	it vo	oltag	ge	
			3us	0							3 μς	5																				
			5us	1							5 μς	5																				
			10us	2							10 µ	ıs																				
			15us	3							15 µ	ıs																				
			20us	4							20 µ																					
			40us	5							40 µ																					
F	RW	MODE									Ena	ble	diffe	ere	ntia	l n	ode	9														
			SE	0									ende	ed,	PSE	LN	wil	l be	e igr	ore	ed, r	neg	ativ	e in	put	to	SAA	DC	sho	orte	d to)
											GNI																					
			Diff	1									ntial																			
G	RW	BURST											burs																			
			Disabled	0									node																			
			Enabled	1									node													E n	umb	oer	of :	sam	ple	s as
											fast	as	it ca	n,	and	se	nds	the	av	era	ge to	o D	ata	RAI	M.							

6.23.7.43 CH[4].LIMIT

Address offset: 0x55C

High/low limits for event monitoring of a channel



6.23.7.44 CH[5].PSELP

Address offset: 0x560


Input positive pin selection for CH[5]

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.45 CH[5].PSELN

Address offset: 0x564

Input negative pin selection for CH[5]



6.23.7.46 CH[5].CONFIG

Address offset: 0x568

Input configuration for CH[5]

Bit no	umber			31 3	0 29	28	3 27 :	26 2	25 2	4 2	3 22	2 2:	1 20	19	18 1	17 1	16 1	L5 1	4 1	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID									(ò			F		Ε	Е	Ε			D		С	С	С			В	В			А А
Rese	t 0x000	20000		0 0	0 0	0	0	0	0 () (0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
Α	RW	RESP								Р	osit	ive	chai	nnel	res	isto	r co	ontr	ol												
			Bypass	0						В	ура	ss r	esis	or l	add	er															
			Pulldown	1						Р	ull-d	dow	n to	GN	ID																
			Pullup	2						Р	ull-ı	up t	o VI	DD																	
			VDD1_2	3						S	et ir	npu	t at	VDD	/2																



Bit n	umber			31	30 2	9 28	8 27 :	26 2	25 2	4 23	22	2 21	20	19	18	17	7 16	15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1 (C
ID									G	ì			F		Ε	Ε	Е				D		С	С	С			В	В			A A	2
Rese	t 0x000	20000		0	0 (0 0	0	0	0 0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
В	RW	RESN								Ne	egat	tive	cha	ann	nel r	esi	isto	cc	ntr	ol													
			Bypass	0						Ву	pas	ss re	esist	tor	lad	de	r																
			Pulldown	1						Pu	ıll-d	low	n to	G	ND																		
			Pullup	2						Pu	ıll-u	ıp to	VE	DD																			
			VDD1_2	3						Se	t in	put	at '	VD	D/2	2																	
С	RW	GAIN								Ga	in (con	trol																				
			Gain1_6	0						1/	6																						
			Gain1_5	1						1/	5																						
			Gain1_4	2						1/	4																						
			Gain1_3	3						1/	3																						
			Gain1_2	4						1/	2																						
			Gain1	5						1																							
			Gain2	6						2																							
			Gain4	7						4																							
D-	RW	REFSEL								Re	fer	enc	e co	ont	rol																		
			Internal	0						Int	terr	nal r	efe	rer	nce	(0.	6 V																
			VDD1_4	1						VE	DD/	4 as	ref	fere	enc	e																	
Е	RW	TACQ								Ac	qui	isitio	on t	tim	e, t	he	tim	e tl	ne S	AΑ	DC	use	s to	sa	mp	le t	he i	npu	t vo	olta	ge		
			3us	0						3 µ	us																						
			5us	1						5 µ	us																						
			10us	2						10	μs																						
			15us	3						15	μs																						
			20us	4						20	μs																						
			40us	5						40	μs																						
F	RW	MODE								En	abl	le di	ffer	ren	tial	m	ode																
			SE	0						Sir	ngle	e-en	ded	d, P	SEL	N.	will	be	ign	ore	d, r	ega	ativ	e in	put	t to	SAA	ADC	sho	orte	d to	0	
										G١	ND																						
			Diff	1						Di	ffer	ent	ial																				
G	RW	BURST								En	abl	le bı	urst	m	ode	2																	
			Disabled	0						Bu	ırst	mo	de i	is d	lisa	ble	d (r	orı	mal	ор	era	tior	1)										
			Enabled	1						Bu	ırst	mo	de i	is e	nal	ole	d. S	ΑΑΙ	DC t	ak	es 2	^0'	VER	SAI	MΡ	LE n	um	ber	of :	sam	ple	es as	;
										fas	st a	s it	can	, aı	nd s	sen	ds t	he	ave	rag	ge to	D D	ata	RAI	Μ.								

6.23.7.47 CH[5].LIMIT

Address offset: 0x56C

High/low limits for event monitoring of a channel

Bit nu	umber	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B	3 B B B B B B B B A A A A A A A A A A A
Rese	t 0x7FFF8000	0 1 1 1 1 1 1 :	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW LOW	[-32768 to +32767]	Low level limit
В	RW HIGH	[-32768 to +32767]	High level limit

6.23.7.48 CH[6].PSELP

Address offset: 0x570

Input positive pin selection for CH[6]




Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.49 CH[6].PSELN

Address offset: 0x574

Input negative pin selection for CH[6]



6.23.7.50 CH[6].CONFIG

Address offset: 0x578

Input configuration for CH[6]

Bit nu	umber			31 3	30 29	9 28	3 27	26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1)
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	4
Reset	t 0x0002	20000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Ро	sitiv	ve c	han	nel	res	isto	or c	on	tro	I													
			Bypass	0							Ву	pas	s re	sist	or la	add	ler																	
			Pulldown	1							Pu	II-d	ıwo	ı to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3							Se	t in	put	at \	/DD	/2																		




Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	ΑE	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.51 CH[6].LIMIT

Address offset: 0x57C

High/low limits for event monitoring of a channel



6.23.7.52 CH[7].PSELP

Address offset: 0x580

Input positive pin selection for CH[7]




Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AIN0
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD	9	VDD
			VDDHDIV5	0x0D	VDDH/5

6.23.7.53 CH[7].PSELN

Address offset: 0x584

Input negative pin selection for CH[7]



6.23.7.54 CH[7].CONFIG

Address offset: 0x588

Input configuration for CH[7]

Bit nu	umber			31 3	0 29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID										G				F		Ε	Ε	Ε				D		С	С	С			В	В			Α	Α
Rese	t 0x000	20000		0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																		
Α	RW	RESP									Po	sitiv	ve c	han	inel	res	isto	or c	ont	trol														
			Bypass	0							Ву	pas	s re	sist	or la	add	er																	
			Pulldown	1							Pu	II-d	ıwo	n to	GN	D																		
			Pullup	2							Pu	II-u	p to	VD	D																			
			VDD1_2	3						O O O O O O O O O O O O O O O O O O O																								



Bit n	umber			31	30	29 2	28 2	7 20	6 2	5 24	4 23	22	21	20	19	18	3 1	7 1	6 1	.5 1	4	13	12	11	10	9	8	7	(6 5	5 4	1 3	2	. 1	L O
ID										G				F		Ε	ı	E					D		С	С	(E	3 E	3		A	A A
Rese	t 0x000	20000		0	0	0	0 (0 0) (0	0	0	0	0	0	0	:	1)	0	0	0	0	0	0	0	C	0	(0 () (0	0	C) 0
В	RW	RESN									Ne	gat	ive o	cha	nr	nel	res	sist	or c	on	ro	I													
			Bypass	0							Ву	pas	s res	sist	or	lac	dde	er																	
			Pulldown	1							Pu	II-d	own	to	G	ND																			
			Pullup	2							Pu	II-u	p to	VD	DD																				
			VDD1_2	3							Se	t in	put	at \	VD	D/2	2																		
С	RW	GAIN									Ga	in c	cont	rol																					
			Gain1_6	0							1/0	õ																							
			Gain1_5	1							1/5	5																							
			Gain1_4	2							1/4	4																							
			Gain1_3	3							1/3	3																							
			Gain1_2	4							1/2	2																							
			Gain1	5							1																								
			Gain2	6							2																								
			Gain4	7							4																								
D-	RW	REFSEL									Re	fere	ence	со	nt	rol																			
			Internal	0							Int	ern	al re	efer	rei	nce	(0	۰.6	/)																
			VDD1_4	1							VD	D/4	4 as	ref	er	enc	e																		
E	RW	TACQ									Ac	qui	sitio	n t	im	e, t	he	e tir	ne	the	SA	ΑE	C	use	s t	o sa	am	ple	the	e in	put	vol	tage	e	
			3us	0							3 µ	ıs																							
			5us	1							5 µ	ıs																							
			10us	2							10	μs																							
			15us	3							15	μs																							
			20us	4							20	μs																							
			40us	5							40	μs																							
F	RW	MODE									En	able	e dif	fer	er	itial	l m	nod	е																
			SE	0							Sin	gle	e-end	ded	d, F	PSE	LN	wi	Ιb	e ig	no	rec	l, n	eg	ativ	e i	npı	ut to	S	AAI	OC :	hoi	ted	l to	
											G١	ID																							
			Diff	1							Dif	fer	entia	al																					
G	RW	BURST									En	able	e bu	rst	m	ode	е																		
			Disabled	0							Bu	rst	mod	le i	is (disa	bl	ed	no	rm	al c	pe	rat	ior	1)										
			Enabled	1							Bu	rst	mod	de i	is e	ena	ble	ed.	SAA	AD(ta	ke	s 2	^0	VE	RSA	MI	PLE	nu	ımb	er (of sa	amp	oles	as
											fas	t as	s it c	an,	, a	nd:	se	nds	th	e a	er	age	e to	D	ata	RA	M.								

6.23.7.55 CH[7].LIMIT

Address offset: 0x58C

High/low limits for event monitoring of a channel


Bit nu	umber	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		B	3 B B B B B B B B A A A A A A A A A A A
Rese	t 0x7FFF8000	0 1 1 1 1 1 1 :	1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW LOW	[-32768 to +32767]	Low level limit
В	RW HIGH	[-32768 to +32767]	High level limit

6.23.7.56 RESOLUTION

Address offset: 0x5F0
Resolution configuration








6.23.7.57 OVERSAMPLE

Address offset: 0x5F4


Oversampling configuration. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.



6.23.7.58 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate



6.23.7.59 RESULT


RESULT EasyDMA channel

6.23.7.59.1 RESULT.PTR

Address offset: 0x62C

Data pointer






Note: See Memory on page 21 for details about memories available to EasyDMA.

6.23.7.59.2 RESULT.MAXCNT

Address offset: 0x630


Maximum number of 16-bit samples to be written to output RAM buffer



6.23.7.59.3 RESULT.AMOUNT

Address offset: 0x634

Number of 16-bit samples written to output RAM buffer since the previous START task



START task. This register can be read after an END or STOPPED event.

6.23.8 Electrical specification

6.23.8.1 SAADC electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL ₁₀	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB10b
INL ₁₀	Integral non-linearity, 10-bit resolution		1		LSB10b
DNL ₁₂	Differential non-linearity, 12-bit resolution	-0.95	1.3		LSB12b
INL ₁₂	Integral non-linearity, 12-bit resolution		4.7		LSB12b
V _{OS}	Differential offset error (calibrated), 10-bit resolution ²⁷		±2		LSB10b
E _{VDDHDIV5}	Error on VDDHDIV5 input		±1		%
C_{EG}	Gain error temperature coefficient		0.02		%/°C
f _{SAMPLE}	Maximum sampling rate			200	kHz
t_{CONV}	Conversion time		<2		μs
E _{G1/6}	Error ²⁸ for gain = 1/6	-3		3	%
E _{G1/4}	Error ²⁸ for gain = 1/4	-3		3	%

²⁷ Digital output code at zero volt differential input.



²⁸ Does not include temperature drift

Symbol	Description	Min.	Тур.	Max.	Units
E _{G1/2}	Error ²⁸ for gain = 1/2	-3	-,	4	%
E _{G1}	Error ²⁸ for gain = 1	-3		4	%
C _{SAMPLE}	Sample and hold capacitance at maximum gain ²⁹		2.5		pF
R _{INPUT}	Input resistance		>1		ΜΩ
E _{NOB}	Effective number of bits, differential mode, 12-bit resolution, 1/1 gain, 3 μs		9		Bit
	acquisition time, crystal HFCLK, 200 ksps				
S _{NDR}	Peak signal to noise and distortion ratio, differential mode, 12-bit resolution,		56		dB
	1/1 gain, 3 μs acquisition time, crystal HFCLK, 200 ksps				
S _{FDR}	Spurious free dynamic range, differential mode, 12-bit resolution, 1/1 gain, 3		70		dBc
	μs acquisition time, crystal HFCLK, 200 ksps				
R _{LADDER}	Ladder resistance		160		kΩ

6.24 SPI — Serial peripheral interface master

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.




Figure 159: SPI master

RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

6.24.1 Functional description

The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.

The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.



²⁹ Maximum gain corresponds to highest capacitance.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Leading)	0 (Active high)
SPI_MODE1	0 (Leading)	1 (Active low)
SPI_MODE2	1 (Trailing)	0 (Active high)
SPI_MODE3	1 (Trailing)	1 (Active low)

Table 42: SPI modes

6.24.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.

This mapping is according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated SPI master signal is not connected to any physical pin. The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in GPIO configuration on page 716 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 43: GPIO configuration

6.24.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 24 for details on peripherals and their IDs.

6.24.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.

Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time. This is illustrated in SPI master transaction on page 717. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the



same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 160: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see SPI master transaction on page 718. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.






Figure 161: SPI master transaction

6.24.2 Registers

Instances

Instance	Base address	Description
SPI0	0x40003000	SPI master 0
		This instance is deprecated.
SPI1	0x40004000	SPI master 1
		This instance is deprecated.
SPI2	0x40023000	SPI master 2
		This instance is deprecated.

Register overview

Register	Offset	Description
EVENTS_READY	0x108	TXD byte sent and RXD byte received
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
RXD	0x518	RXD register. Register is cleared on read and the buffer pointer will be modified if read.
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
CONFIG	0x554	Configuration register

6.24.2.1 EVENTS_READY

Address offset: 0x108

TXD byte sent and RXD byte received



Bit n	umber			31 30 2	9 28	27 2	6 25	24 2	23 2:	2 21	20 1	19 1	.8 17	16	15 1	4 1	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0
ID																											Α
Rese	t 0x000	00000		0 0 (0 0	0 (0 0	0	0 0	0	0	0 (0 0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0 0
ID																											
Α	RW	EVENTS_READY						Т	TXD	byte	sent	t and	d RX	D by	te re	cei	ved										
			NotGenerated	0				E	ven	t not	t gen	nera	ted														
			Generated	1				E	ven	t ger	nerat	ted															

6.24.2.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 30 29	28 27	26 2	25 24	23 22	2 21 2	20 19	9 18	17 1	16 15	5 14	13 1	.2 11	. 10	9 8	7	6	5	4	3 2	1	0
ID																							Δ	١	
Reset	0x000	00000		0 0 0	0 0	0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0	0	0 0	0	0	0	0	0 0	0	0
ID																									
Α	RW	READY						Write	'1' to	o en	able	inte	rrup	t for	ever	nt RE	ADY								
			Set	1				Enab	le																
			Disabled	0				Read	Disa	bled	i														
			Enabled	1				Read	: Enal	bled															

6.24.2.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number				31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset 0x00000000				0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	READY			Write '1' to disable interrupt for event READY
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.24.2.4 ENABLE

Address offset: 0x500

Enable SPI


Bit number				31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Rese	Reset 0x00000000			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENABLE			Enable or disable SPI
			Disabled	0	Disable SPI
			Enabled	1	Enable SPI

6.24.2.5 PSEL.SCK

Address offset: 0x508



Pin select for SCK



6.24.2.6 PSEL.MOSI

Address offset: 0x50C


Pin select for MOSI signal

Bit nu	Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A A
Reset	Reset 0xFFFFFFF			1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.24.2.7 PSEL.MISO

Address offset: 0x510


Pin select for MISO signal



6.24.2.8 RXD

Address offset: 0x518


RXD register. Register is cleared on read and the buffer pointer will be modified if read.



6.24.2.9 TXD

Address offset: 0x51C


TXD register



6.24.2.10 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.



6.24.2.11 CONFIG

Address offset: 0x554 Configuration register



Bit nu	ımber			31	30 2	29 2	8 27	7 26	25 2	24 23	3 2	2 21	1 20	19	18 1	17 1	6 1	5 14	13	12	11	10	9 8	7	6	5	4	3	2	1 0	
ID																													С	ВА	
Reset	0x000	00000		0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	
ID																															ĺ
Α	RW	ORDER								Bi	it o	rdei	r																		
			MsbFirst	0						M	lost	sig	nific	cant	bit	shif	ed	out	first	:											
			LsbFirst	1						Le	east	t sig	nific	ant	bit	shif	ed	out	first	:											
В	RW	СРНА								Se	eria	l clo	ock (SCK) ph	ase															
			Leading	0						Sa	amp	ole d	on le	eadii	ng e	dge	of (cloc	k, sł	nift :	seri	ial da	ata d	n t	raili	ng e	edge	:			
			Trailing	1						Sa	amp	ole d	on t	railir	ng e	dge	of c	locl	c, sh	ift s	eri	al da	ita c	n le	adi	ng e	edge	:			
С	RW	CPOL								Se	eria	l clo	ock (SCK) po	lari	у														
			ActiveHigh	0						A	ctiv	e hi	igh																		
			ActiveLow	1						A	ctiv	e lo	w																		

6.24.3 Electrical specification

6.24.3.1 SPI master interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPI}	Bit rates for SPI ³⁰			8 ³¹	Mbps
t _{SPI,START}	Time from writing TXD register to transmission started		1		μs

6.24.3.2 Serial Peripheral Interface (SPI) Master timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPI,CSCK}	SCK period	125			ns
t _{SPI,RSCK,LD}	SCK rise time, standard drive ³²			t _{RF,25pF}	
t _{SPI,RSCK,HD}	SCK rise time, high drive ³²			t _{HRF,25pF}	
t _{SPI,FSCK,LD}	SCK fall time, standard drive ³²			t _{RF,25pF}	
t _{SPI,FSCK,HD}	SCK fall time, high drive ³²			t _{HRF,25pF}	
t _{SPI,WHSCK}	SCK high time ³²	(t _{CSCK} /2) -			
		t _{RSCK}			
t _{SPI,WLSCK}	SCK low time ³²	$(t_{CSCK}/2)$ –			
		t_{FSCK}			
t _{SPI,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPI,HMI}	CLK edge to MISO hold time	18			ns
t _{SPI,VMO}	CLK edge to MOSI valid			59	ns
t _{SPI,HMO}	MOSI hold time after CLK edge	20			ns



High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

³² At 25 pF load, including GPIO capacitance, see GPIO electrical specification.




Figure 162: SPI master timing diagram

6.25 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple SPI slaves using individual chip select signals for each slave.

The main features of SPIM are:

- EasyDMA direct transfer to/from RAM
- SPI mode 0-3
- Individual selection of I/O pins
- Optional D/CX output line for distinguishing between command and data bytes






Figure 163: SPIM — SPI master with EasyDMA

6.25.1 SPI master transaction sequence

An SPI master transaction is started by triggering the START task. When started, a number of bytes will be transmitted/received on MOSI/MISO.

The following figure illustrates an SPI master transaction.






Figure 164: SPI master transaction

The ENDTX is generated when all bytes in buffer TXD.PTR on page 735 are transmitted. The number of bytes in the transmit buffer is specified in register TXD.MAXCNT on page 736. The ENDRX event will be generated when buffer RXD.PTR on page 734 is full, meaning the number of bytes specified in register RXD.MAXCNT on page 735 have been received. The transaction stops automatically after all bytes have been transmitted/received. When the maximum number of bytes in the receive buffer is larger than the number of bytes in the transmit buffer, the contents of register ORC on page 738 will be transmitted after the last byte in the transmit buffer has been transmitted.

The END event will be generated after both the ENDRX and ENDTX events have been generated.

The SPI master can be stopped by triggering the STOP task. A STOPPED event is generated when the SPI master has stopped. If the STOP task is triggered in the middle of a transaction, SPIM will complete the transmission/reception of the current byte before stopping. The STOPPED event is generated even if the STOP task is triggered while there is no ongoing transaction.

If the ENDTX event has not already been generated when the SPI master has come to a stop, the ENDTX event will be generated even if all bytes in the buffer TXD.PTR on page 735 have not been transmitted.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the ENDRX event will be generated even if the buffer RXD.PTR on page 734 is not full.

A transaction can be suspended and resumed using the SUSPEND and RESUME tasks. When the SUSPEND task is triggered, the SPI master will complete transmitting and receiving the current ongoing byte before it is suspended.

6.25.2 D/CX functionality

Some SPI slaves, for example display drivers, require an additional signal from the SPI master to distinguish between command and data bytes. For display drivers this line is often called D/CX.

SPIM provides support for such a D/CX output line. The D/CX line is set low during transmission of command bytes and high during transmission of data bytes.

The D/CX pin number is selected using PSELDCX on page 738 and the number of command bytes preceding the data bytes is configured using DCXCNT on page 738.

It is not allowed to write to the DCXCNT on page 738 during an ongoing transmission.

The following figure shows the use of D/CX, using SPIM.DCXCNT=1.






Figure 165: D/CX example. SPIM.DCXCNT = 1.

6.25.3 Pin configuration

The SCK, CSN, DCX, MOSI, and MISO signals associated with SPIM are mapped to physical pins according to the configuration specified in the PSEL.n registers.

The contents of registers PSEL.SCK on page 733, PSEL.CSN on page 734, PSELDCX on page 738, PSEL.MOSI on page 733, and PSEL.MISO on page 733 are only used when SPIM is enabled, and retained only as long as the device is in System ON mode. The PSEL.n registers can only be configured when SPIM is disabled. Enabling/disabling is done using register ENABLE on page 732.

To ensure correct behavior, the pins used by SPIM must be configured in the GPIO peripheral as described in GPIO configuration on page 726 before SPIM is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK on page	Output	Same as CONFIG.CPOL
	733		
CSN	As specified in PSEL.CSN on page	Output	Same as CONFIG.CPOL
	734		
DCX	As specified in PSELDCX on page 738	Output	1
MOSI	As specified in PSEL.MOSI on page	Output	0
	733		
MISO	As specified in PSEL.MISO on page	Input	Not applicable
	733		

Table 44: GPIO configuration

Some SPIM instances do not support automatic control of CSN, and for those the available GPIO pins need to be used to control CSN directly. See <u>Instances</u> on page 727 for information about what features are supported in the various SPIM instances.

SPIM supports SPI modes 0 through 3. The clock polarity (CPOL) and the clock phase (CPHA) are configured in register CONFIG on page 736.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Leading)
SPI_MODE1	0 (Active High)	1 (Trailing)
SPI_MODE2	1 (Active Low)	0 (Leading)
SPI_MODE3	1 (Active Low)	1 (Trailing)

Table 45: SPI modes

6.25.4 EasyDMA

SPIM implements EasyDMA for accessing RAM without CPU involvement.

SPIM peripheral implements the following EasyDMA channels.



Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 46: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 63.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the additional received bytes will be discarded.

The ENDRX/ENDTX events indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

If several AHB bus masters try to access the same AHB slave at the same time, AHB bus congestion might occur, and the behavior of the EasyDMA channel will depend on the SPIM instance. Refer to Instances on page 727 for information about what behavior is supported in the various instances.

6.25.5 Low power

To ensure lowest possible power consumption when the peripheral is not needed stop and disable SPIM.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.25.6 Registers

Instances

Instance	Base address	Description
SPIM0	0x40003000	SPI master 0
SPIM1	0x40004000	SPI master 1
SPIM2	0x40023000	SPI master 2
SPIM3	0x4002F000	SPI master 3

Configuration

Instance	Configuration
SPIM0	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware
	CSN control (PSEL.CSN), stalling mechanism during AHB bus contention.
SPIM1	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware
	CSN control (PSEL.CSN), stalling mechanism during AHB bus contention.
SPIM2	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware
	CSN control (PSEL.CSN), stalling mechanism during AHB bus contention.
SPIM3	



Register overview

Register	Offset	Description
TASKS_START	0x010	Start SPI transaction
TASKS_STOP	0x014	Stop SPI transaction
TASKS_SUSPEND	0x01C	Suspend SPI transaction
TASKS_RESUME	0x020	Resume SPI transaction
EVENTS_STOPPED	0x104	SPI transaction has stopped
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_END	0x118	End of RXD buffer and TXD buffer reached
EVENTS_ENDTX	0x120	End of TXD buffer reached
EVENTS_STARTED	0x14C	Transaction started
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STALLSTAT	0x400	Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware
		whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU.
ENABLE	0x500	Enable SPIM
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO PSEL.MISO	0x510	Pin select for MISO signal
PSEL.CSN	0x514	Pin select for CSN
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
IFTIMING.RXDELAY	0x560	Sample delay for input serial data on MISO
IFTIMING.CSNDUR	0x564	Minimum duration between edge of CSN and edge of SCK at the start and the end of a transaction,
		and minimum duration CSN will stay high between transactions if END-START shortcut is used
CSNPOL	0x568	Polarity of CSN output
PSELDCX	0x56C	Pin select for DCX signal
DCXCNT	0x570	DCX configuration
ORC	0x5C0	Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is
		greater than TXD.MAXCNT

6.25.6.1 TASKS_START


Address offset: 0x010 Start SPI transaction

Bit nu	ımber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_START			Start SPI transaction
			Trigger	1	Trigger task



6.25.6.2 TASKS_STOP

Address offset: 0x014 Stop SPI transaction




6.25.6.3 TASKS SUSPEND

Address offset: 0x01C Suspend SPI transaction

Bit nu	ımber			31 30 29 2	8 27 26	25 24	1 23 2	22 21	20 1	19 18	3 17 1	6 15	14 :	13 12	11	10 9	8	7	6	5	4 3	2	1	0
ID																								Α
Reset	0x000	00000		0 0 0 0	0 0 0	0 0	0	0 0	0 (0 0	0 0	0	0	0 0	0	0 0	0	0	0	0	0 0	0	0	0
ID																								
Α	W	TASKS_SUSPEND					Sus	pend	SPI tı	ransa	action													
			Trigger	1			Trig	ger ta	ısk															

6.25.6.4 TASKS_RESUME


Address offset: 0x020 Resume SPI transaction



6.25.6.5 EVENTS_STOPPED

Address offset: 0x104

SPI transaction has stopped








6.25.6.6 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached



6.25.6.7 EVENTS_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	EVENTS_END			End of RXD buffer and TXD buffer reached
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.25.6.8 EVENTS_ENDTX

Address offset: 0x120


End of TXD buffer reached

Bit nu	umber			31	30 2	9 28	8 27	26	25	24	23 2	22 2	21 2	0 19	9 18	8 17	16	15	14	13	12	11 :	10	9 8	3 7	΄ 6	5	4	3	2	1 0
ID																															Α
Rese	t 0x000	00000		0	0 (0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0
ID											Des																				
Α	RW	EVENTS_ENDTX									End	of	TXD	buf	ffer	rea	che	d													
			NotGenerated	0							Eve	nt n	ot 8	gene	erat	ed															
			Generated	1							Eve	nt g	ene	rate	ed																

6.25.6.9 EVENTS_STARTED

Address offset: 0x14C Transaction started

Bit nu	mber			31	30 2	9 28	3 27	26	25	24	23 :	22 2	21 2	0 19	9 18	3 17	16	15 1	4 1	3 12	11	10	9	8	7	6	5	4 3	2	1)
ID																															Δ
Reset	0x000	00000		0	0 (0	0	0	0	0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0	o
ID											Des																				ı
Α	RW	EVENTS_STARTED									Trar	ısac	ction	ı sta	rte	d															
			NotGenerated	0							Eve	nt n	ot g	gene	rate	ed															
			Generated	1							Eve	nt g	ene	rate	d																





6.25.6.10 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Rese	t 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW END_STA	RT		Shortcut between event END and task START
		Disabled	0	Disable shortcut
		Enabled	1	Enable shortcut

6.25.6.11 INTENSET

Address offset: 0x304

Enable interrupt

Rit nı	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	annoci				E D C B A
Reset	t 0x000			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
Α	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDTX			Write '1' to enable interrupt for event ENDTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	STARTED			Write '1' to enable interrupt for event STARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.25.6.12 INTENCLR

Address offset: 0x308

Disable interrupt




Bit n	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDTX			Write '1' to disable interrupt for event ENDTX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
E	RW	STARTED			Write '1' to disable interrupt for event STARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.25.6.13 STALLSTAT

Address offset: 0x400

Stall status for EasyDMA RAM accesses. The fields in this register are set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU.



6.25.6.14 ENABLE

Address offset: 0x500

Enable SPIM



Bit nu	ımber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENABLE			Enable or disable SPIM
			Disabled	0	Disable SPIM
			Enabled	7	Enable SPIM

6.25.6.15 PSEL.SCK

Address offset: 0x508 Pin select for SCK

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ваааа
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.25.6.16 PSEL.MOSI

Address offset: 0x50C


Pin select for MOSI signal

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19	9 18 17 16	5 15 14	13 12	11 10	9	8	7 6	5	4	3 2	2 1	0
ID				С									В	Α	A A	Δ Δ	A
Rese	t OxFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1	1 1	1 1	1 1	1	1	l 1	1	1	1 1	L 1	. 1
ID																	
Α	RW	PIN		[031]	in number												
В	RW	PORT		[01]	ort number												
С	RW	CONNECT			Connection												
			Disconnected	1	Disconnect												
			Connected	0	Connect												

6.25.6.17 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal








6.25.6.18 PSEL.CSN

Address offset: 0x514


Pin select for CSN



6.25.6.19 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.




6.25.6.20 RXD

RXD EasyDMA channel

6.25.6.20.1 RXD.PTR

Address offset: 0x534

Data pointer




See Memory chapter for details about which memories are available for EasyDMA.



6.25.6.20.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



6.25.6.20.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

ID	R/W	Field		
Reset	0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID			A A A A A A A A A A A A A A A A A A A	A A A A
Bit nur	mber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1

6.25.6.20.4 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit nu	ımber			31 30	29 2	28 27	26 2	5 24	23 2	22 2	1 20	19	18 1	17 10	5 15	14	13 1	L2 1:	l 10	9	8	7	6	5 4	3	2	1 0
ID																											A A
Reset	t 0x000	00000		0 0	0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0 0
ID																											
Α	RW	LIST							List	type	9																
			Disabled	0					Disa	able	Easy	DM	A lis	t													
			ArrayList	1					Use	arra	ay lis	t															

6.25.6.21 TXD

TXD EasyDMA channel

6.25.6.21.1 TXD.PTR

Address offset: 0x544

Data pointer

Bit nu	mber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A A A A A A A A A A A A A A
Reset	0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		
Α	RW PTR	Data pointer


See Memory chapter for details about which memories are available for EasyDMA.



6.25.6.21.2 TXD.MAXCNT

Address offset: 0x548

Number of bytes in transmit buffer



6.25.6.21.3 TXD.AMOUNT


Address offset: 0x54C

Number of bytes transferred in the last transaction

Δ	R	AMOUNT	[O OXEEE]	Number of bytes transferred in the last transaction	
ID					
Rese	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID				A A A A A A A A A A A A A A A	А А
Bit n	umber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

6.25.6.21.4 TXD.LIST

Address offset: 0x550 EasyDMA list type



6.25.6.22 CONFIG

Address offset: 0x554 Configuration register



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ORDER			Bit order
			MsbFirst	0	Most significant bit shifted out first
			LsbFirst	1	Least significant bit shifted out first
В	RW	СРНА			Serial clock (SCK) phase
			Leading	0	Sample on leading edge of clock, shift serial data on trailing edge
			Trailing	1	Sample on trailing edge of clock, shift serial data on leading edge
С	RW	CPOL			Serial clock (SCK) polarity
			ActiveHigh	0	Active high
			ActiveLow	1	Active low

6.25.6.23 IFTIMING.RXDELAY

Address offset: 0x560

Sample delay for input serial data on MISO

Bit n	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A
Rese	t 0x000	00002	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW	RXDELAY	[70]	Sample delay for input serial data on MISO. The value specifies the number
				of 64 MHz clock cycles (15.625 ns) delay from the the sampling edge of
				SCK (leading edge for CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA =
				1) until the input serial data is sampled. As en example, if RXDELAY = 0 and
				CONFIG.CPHA = 0, the input serial data is sampled on the rising edge of SCK.

6.25.6.24 IFTIMING.CSNDUR

Address offset: 0x564


Minimum duration between edge of CSN and edge of SCK at the start and the end of a transaction, and minimum duration CSN will stay high between transactions if END-START shortcut is used

Bit n	umber		31	30	29 2	8 2	27 20	6 2	5 24	23	22 :	21 2	20	19	18 1	7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0	
ID																									Д	A .	Α	Α	Α	Α	ΑА	
Rese	t 0x000	00002	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 (
ID																																
Α	RW	CSNDUR	[0xl	FF(0]					Mir	nim	um	du	rati	on b	etw	/eei	n ed	ge	of C	SN	and	ed	ge c	f S	CK a	at t	the	sta	rt a	nd	
										enc	of	a tr	ran	sact	tion	. If E	ND	-ST/	ART	sho	rtc	ut is	us	ed, ı	mir	im	um	du	rati	on	CSN	
										will	sta	y hi	igh	bet	twe	en ti	rans	act	ion	s. Th	e v	/alue	e is	spe	cifi	ed i	in r	num	be	r of	64	
										МН	z cl	lock	су	cles	(15	.62	5 ns	i).														
										Not	e tl	hat	for	lov	v va	ues	of	CSN	DU	R, th	ie s	syste	em '	turr	arc	oun	ıd t	ime	wi	II		
										dor	nin	ate	the	ac	tual	tim	e b	etw	een	tra	ารล	ctio	ns.									

6.25.6.25 CSNPOL

Address offset: 0x568
Polarity of CSN output





6.25.6.26 PSELDCX

Address offset: 0x56C

Pin select for DCX signal

Bit n	umber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.25.6.27 DCXCNT

Address offset: 0x570 DCX configuration

Bit nu	ımber		31 3	30 29	28 2	27 2	6 25	24	23	22 2	21 2	0 19	9 18	3 17	16	15	14	13	12 1	.1 10	9	8	7	6	5	4	3	2	1 0
ID																											Α	Α.	A A
Rese	t 0x000	00000	0	0 0	0	0 (0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
ID																													
Α	RW	DCXCNT	0x0	0xF					This	s re	giste	er sp	ecif	fies	the	nu	mbe	er o	f co	mma	and	byt	es p	rec	edi	ng t	the	data	а
									byte	es. ⁻	The	PSE	L.DC	CX I	ine v	will	be	low	dui	ing	tran	smi	ssio	n o	of co	omn	nan	d b	ytes
									and	l hig	gh du	urin	g tra	ansı	miss	sion	of	dat	a by	tes.	Valu	ue 0	xF i	ndi	cate	es tl	hat	all b	ytes
									are	cor	nma	nd	byte	es.															

6.25.6.28 ORC

Address offset: 0x5C0

Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT

ID			
Reset	0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A
Bit nu	ımber	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

4413_417 v1.11 738

case when RXD.MAXCNT is greater than TXD.MAXCNT.



6.25.7 Electrical specification

6.25.7.1 Timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIM}	Bit rates for SPIM ³³			32	Mbps
t _{SPIM,START}	Time from START task to transmission started		1		μs
t _{SPIM,CSCK}	SCK period	31.25			ns
t _{SPIM,RSCK,LD}	SCK rise time, standard drive ³⁴			t _{RF,25pF}	
t _{SPIM,RSCK,HD}	SCK rise time, high drive ³⁴			t _{HRF,25pF}	
t _{SPIM,FSCK,LD}	SCK fall time, standard drive ³⁴			t _{RF,25pF}	
t _{SPIM,FSCK,HD}	SCK fall time, high drive ³⁴			t _{HRF,25pF}	
t _{SPIM,WHSCK}	SCK high time ³⁴	(t _{CSCK} /2) -			
		t _{RSCK}			
t _{SPIM,WLSCK}	SCK low time ³⁴	$(t_{CSCK}/2)$ $-$			
		t_{FSCK}			
t _{SPIM,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPIM,HMI}	CLK edge to MISO hold time	18			ns
t _{SPIM,VMO}	CLK edge to MOSI valid, SCK frequency ≤ 8 MHz			59	ns
t _{SPIM,VMO,HS}	CLK edge to MOSI valid, SCK frequency > 8 MHz			8	ns
t _{SPIM,HMO}	MOSI hold time after CLK edge	20			ns




Figure 166: SPIM timing diagram



High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

At 25 pF load, including GPIO pin capacitance, see GPIO electrical specification.

6.26 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra-low power serial communication from an external SPI master. EasyDMA, in conjunction with hardware-based semaphore mechanisms, removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 167: SPI slave

The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Trailing Edge)
SPI_MODE1	0 (Active High)	1 (Leading Edge)
SPI_MODE2	1 (Active Low)	0 (Trailing Edge)
SPI_MODE3	1 (Active Low)	1 (Leading Edge)

Table 47: SPI modes

6.26.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 24 shows which peripherals have the same ID as the SPI slave.



6.26.2 EasyDMA

The SPIS implements EasyDMA for accessing RAM without CPU involvement.

The SPIS peripheral implements the following EasyDMA channels.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 48: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 63.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

6.26.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

See SPI transaction when shortcut between END and ACQUIRE is enabled on page 743.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers, it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in SPI transaction when shortcut between END and ACQUIRE is enabled on page 743. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in SPI transaction when shortcut between END and ACQUIRE is enabled on page 743, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.



As long as the semaphore is available, the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled, the semaphore will be handed over to the CPU automatically after the granted transaction has completed. This enables the CPU to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction. This does not include the ORC (over-read) characters. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.

The ENDRX event is generated when the RX buffer has been filled.






Figure 168: SPI transaction when shortcut between END and ACQUIRE is enabled

6.26.4 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode. See POWER — Power supply on page 81 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 744 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

NORDIC*

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSEL.CSN	Input	Not applicable
SCK	As specified in PSEL.SCK	Input	Not applicable
MOSI	As specified in PSEL.MOSI	Input	Not applicable
MISO	As specified in PSEL.MISO	Input	Not applicable Emulates that the SPI slave is not selected.

Table 49: GPIO configuration before enabling peripheral

6.26.5 Registers

Instances

Instance	Base address	Description	
SPIS0	0x40003000	SPI slave 0	
SPIS1	0x40004000	SPI slave 1	
SPIS2	0x40023000	SPI slave 2	


Register overview

Register	Offset	Description
TASKS_ACQUIRE	0x024	Acquire SPI semaphore
TASKS_RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it
EVENTS_END	0x104	Granted transaction completed
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_ACQUIRED	0x128	Semaphore acquired
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
SEMSTAT	0x400	Semaphore status register
STATUS	0x440	Status from last transaction
ENABLE	0x500	Enable SPI slave
PSEL.SCK	0x508	Pin select for SCK
PSEL.MISO	0x50C	Pin select for MISO signal
PSEL.MOSI	0x510	Pin select for MOSI signal
PSEL.CSN	0x514	Pin select for CSN signal
RXD.PTR	0x534	RXD data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character



6.26.5.1 TASKS_ACQUIRE

Address offset: 0x024
Acquire SPI semaphore



6.26.5.2 TASKS RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it

Bit n	t number			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_RELEASE			Release SPI semaphore, enabling the SPI slave to acquire it
			Trigger	1	Trigger task

6.26.5.3 EVENTS_END

Address offset: 0x104


Granted transaction completed

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_END			Granted transaction completed
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.26.5.4 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached








6.26.5.5 EVENTS_ACQUIRED

Address offset: 0x128 Semaphore acquired



6.26.5.6 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit n	umber			31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	END_ACQUIRE			Shortcut between event END and task ACQUIRE
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.26.5.7 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 30	29 2	8 27 :	26 25	5 24	23 2	2 2	1 20	19	18 1	7 1	6 15	14	13	12	11	10 9	8	7	6	5	4	3 2	1	0
ID																				С					В		Α	
Reset	0x000	00000		0 0	0 0	0	0 0	0	0 (0 (0 0	0	0 () (0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																												
Α	RW	END							Writ	e '1	' to e	enal	ole in	iter	rupt	foi	eve	ent E	NE)								
			Set	1					Enab	ble																		
			Disabled	0					Read	d: D	isabl	ed																
			Enabled	1					Read	d: Ei	nable	ed																
В	RW	ENDRX							Writ	e '1	' to e	enal	ole in	iter	rupt	foi	eve	ent E	NE	RX								
			Set	1					Enab	ble																		
			Disabled	0					Read	d: D	isabl	ed																
			Enabled	1					Read	d: E	nable	ed																
С	RW	ACQUIRED							Writ	e '1	' to e	enal	ole in	iter	rupt	foi	eve	ent A	CC	UIRI	ED							
			Set	1					Enab	ble																		
			Disabled	0					Read	d: D	isabl	ed																
			Enabled	1					Read	d: Ei	nable	ed																

6.26.5.8 INTENCLR

Address offset: 0x308

Disable interrupt



Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACQUIRED			Write '1' to disable interrupt for event ACQUIRED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.26.5.9 SEMSTAT

Address offset: 0x400 Semaphore status register

Bit n	umber			31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Rese	t 0x000	00001		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	SEMSTAT			Semaphore status
			Free	0	Semaphore is free
			CPU	1	Semaphore is assigned to CPU
			SPIS	2	Semaphore is assigned to SPI slave
			CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is pending

6.26.5.10 STATUS

Address offset: 0x440

Status from last transaction

Individual bits are cleared by writing a $\ensuremath{\mathbb{1}}$ to the bits that shall be cleared

Bit nu	ımber			31 3	80 29	28	27 2	6 25	24	- 23	22	21	20 1	9 18	3 17	16	15 1	.4 1	.3 12	2 11	10	9	8	7	6	5	4 3	2	1	0
ID																													В	Α
Reset	t 0x000	00000		0	0 0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0	0	0
ID																														
Α	RW	OVERREAD								TX	buf	fer	over	-rea	d de	tect	ed,	and	d pre	ever	ted									
			NotPresent	0						Rea	ad: e	erro	r no	t pr	esen	t														
			Present	1						Rea	ad: e	erro	or pre	eser	nt															
			Clear	1						Wr	ite:	clea	ar er	ror	on w	ritir	ng '1	L'												
В	RW	OVERFLOW								RX	buf	fer	over	flow	det det	ecte	ed, a	and	pre	vent	ed									
			NotPresent	0						Rea	ad: e	erro	or no	t pr	esen	t														
			Present	1						Rea	ad: e	erro	or pre	eser	nt															
			Clear	1						Wr	ite:	clea	ar er	ror	on w	ritir	ng '1	L'												






6.26.5.11 ENABLE

Address offset: 0x500

Enable SPI slave



6.26.5.12 PSEL.SCK

Address offset: 0x508 Pin select for SCK

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.26.5.13 PSEL.MISO

Address offset: 0x50C

Pin select for MISO signal

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A
Reset	0xFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.26.5.14 PSEL.MOSI

Address offset: 0x510
Pin select for MOSI signal



Bit nu	mber			31 30 29 28 27 26 25 24	\$ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Reset	0xFFFI	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
B C	RW RW	PORT CONNECT		[01]	Port number Connection
B C			Disconnected	[01]	

6.26.5.15 PSEL.CSN

Address offset: 0x514

Pin select for CSN signal

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	B A A A A A
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.26.5.16 RXD.PTR

Address offset: 0x534

RXD data pointer

Bit nu	it number			3	1 30	29	28	27	26	25	24	23	22 :	21 2	20 1	9 1	8 17	16	15	14	13	12 :	111	0 9	8	7	6	5	4	3	2	1 0	
ID	ID				А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	Α Δ	A	Α	Α	Α	Α	Α	A A	λ Δ	A	Α	Α	Α	Α	Α	Α	А А
Reset	Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0
ID																																	
Α	A RW PTR											RXI) da	ita į	poir	iter																	

See the memory chapter for details about which memories are available for EasyDMA.

6.26.5.17 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Α	RW	MAXCNT	[00xFFFF]	Maximum number of bytes in receive buffer
ID				Description
Reset	0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


6.26.5.18 RXD.AMOUNT

Address offset: 0x53C






Number of bytes received in last granted transaction



6.26.5.19 RXD.LIST

Address offset: 0x540

EasyDMA list type



6.26.5.20 TXD.PTR

Address offset: 0x544

TXD data pointer

Bit n	umber																														0
-																															λ A
Rese	t 0x000					0	0 () () 0					0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0
ID	R/W	Field	Value ID	Valu	ue					De	scri	otic	n																		
Α	RW	PTR								TX	D da	ita	poir	nter																	

See the memory chapter for details about which memories are available for EasyDMA.

6.26.5.21 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Α	RW MAXCNT	[00xFFFF]	Maximum number of bytes in transmit buffer
ID			Description
Reset	t 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A A A A A A A A A A A
Bit nu	ımber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.26.5.22 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

	A R AMOUNT	[00xFFFF]	Number of bytes transmitted in last granted transaction
ID A A A A A A A A A A A A A A A A A A A	ID R/W Field Value ID		Description
	Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 10	ID		A A A A A A A A A A A A A A A A A A A
	Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.26.5.23 TXD.LIST

Address offset: 0x550 EasyDMA list type

Bit n	umber			31 30 29 28 27	26 25 24	1 23 2	22 21 2	20 19	18 17	7 16 :	15 14	13 1	.2 11	. 10	9	8 7	7 6	5	4	3	2	1 0
ID																						А А
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0 () (0	0	0	0	0 0
ID																						
Α	RW	LIST				List	type															
			Disabled	0		Disa	ble Ea	syDM	A list													
			ArrayList	1		Use	array	list														

6.26.5.24 CONFIG

Address offset: 0x554 Configuration register

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Reset	0x00000	000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW O	ORDER			Bit order
			MsbFirst	0	Most significant bit shifted out first
			LsbFirst	1	Least significant bit shifted out first
В	RW C	СРНА			Serial clock (SCK) phase
			Leading	0	Sample on leading edge of clock, shift serial data on trailing edge
			Trailing	1	Sample on trailing edge of clock, shift serial data on leading edge
С	RW C	CPOL			Serial clock (SCK) polarity
			ActiveHigh	0	Active high
			ActiveLow	1	Active low

6.26.5.25 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.


Bit nu	umber	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Reset	t 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW DEF		Default character. Character clocked out in case of an ignored transaction.

6.26.5.26 ORC

Address offset: 0x5C0



Over-read character



6.26.6 Electrical specification

6.26.6.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIS}	Bit rates for SPIS ³⁵			8 ³⁶	Mbps
t _{SPIS,START}	Time from RELEASE task to receive/transmit (CSN active)		0.125		μs

6.26.6.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIS,CSCKIN}	SCK input period	125			ns
t _{SPIS,RFSCKIN}	SCK input rise/fall time			30	ns
t _{SPIS,WHSCKIN}	SCK input high time	30			ns
t _{SPIS,WLSCKIN}	SCK input low time	30			ns
t _{SPIS,SUCSN}	CSN to CLK setup time	1000			ns
t _{SPIS,HCSN}	CLK to CSN hold time	1000			ns
t _{SPIS,ASA}	CSN to MISO driven	0			ns
t _{SPIS,ASO}	CSN to MISO valid ³⁷			1000	ns
t _{SPIS,DISSO}	CSN to MISO disabled ³⁷			68	ns
t _{SPIS,CWH}	CSN inactive time	300			ns
t _{SPIS,VSO}	CLK edge to MISO valid			59	ns
t _{SPIS,HSO}	MISO hold time after CLK edge	20 ³⁸			ns
t _{SPIS,SUSI}	MOSI to CLK edge setup time	19			ns
t _{SPIS,HSI}	CLK edge to MOSI hold time	18			ns




 $^{^{35}}$ High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings

³⁷ At 25 pF load, including GPIO capacitance, see GPIO electrical specification.

This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output.






Figure 169: SPIS timing diagram




Figure 170: Common SPIM and SPIS timing diagram



6.27 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.

6.27.1 Registers

Instances

Instance	Base address	Description
SWI0	0x40014000	Software interrupt 0
SWI1	0x40015000	Software interrupt 1
SWI2	0x40016000	Software interrupt 2
SWI3	0x40017000	Software interrupt 3
SWI4	0x40018000	Software interrupt 4
SWI5	0x40019000	Software interrupt 5

6.28 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

Listed here are the main features for TEMP:

- Temperature range is greater than or equal to operating temperature of the device
- · Resolution is 0.25 degrees

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see CLOCK — Clock control on page 157 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

6.28.1 Registers

Instances

Instance	Base address	Description
TEMP	0x4000C000	Temperature sensor

Register overview

Register	Offset	Description
TASKS_START	0x000	Start temperature measurement
TASKS_STOP	0x004	Stop temperature measurement
EVENTS_DATARDY	0x100	Temperature measurement complete, data ready






Register	Offset	Description
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C (0.25° steps)
A0	0x520	Slope of first piecewise linear function
A1	0x524	Slope of second piecewise linear function
A2	0x528	Slope of third piecewise linear function
A3	0x52C	Slope of fourth piecewise linear function
A4	0x530	Slope of fifth piecewise linear function
A5	0x534	Slope of sixth piecewise linear function
В0	0x540	y-intercept of first piecewise linear function
B1	0x544	y-intercept of second piecewise linear function
B2	0x548	y-intercept of third piecewise linear function
B3	0x54C	y-intercept of fourth piecewise linear function
B4	0x550	y-intercept of fifth piecewise linear function
B5	0x554	y-intercept of sixth piecewise linear function
то	0x560	End point of first piecewise linear function
T1	0x564	End point of second piecewise linear function
Т2	0x568	End point of third piecewise linear function
Т3	0x56C	End point of fourth piecewise linear function
T4	0x570	End point of fifth piecewise linear function

6.28.1.1 TASKS_START

Address offset: 0x000


Start temperature measurement



6.28.1.2 TASKS_STOP

Address offset: 0x004

Stop temperature measurement



755

6.28.1.3 EVENTS_DATARDY

Address offset: 0x100

Temperature measurement complete, data ready



Bit nu	ımber			31	30 29	28	27 2	6 25	24	23 2	22 2	21 2	0 19	9 18	17	16 3	L5 1	4 13	3 12	11	10 !	9 8	7	6	5	4	3	2	1 0
ID																													Α
Rese	0x000	00000		0	0 0	0	0 (0 0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID																													
Α	RW	EVENTS_DATARDY								Tem	nper	ratu	re n	neas	ure	men	t co	mpl	ete,	dat	a rea	ady							
			NotGenerated	0						Eve	nt n	ot g	gene	erate	ed														
			Generated	1						Eve	nt g	ene	rate	d															

6.28.1.4 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	DATARDY			Write '1' to enable interrupt for event DATARDY
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.28.1.5 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
ID					A													
Reset	0x0000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
ID					Description													
Α	RW	DATARDY			Write '1' to disable interrupt for event DATARDY													
			Clear	1	Disable													
			Disabled	0	Read: Disabled													
			Enabled	1	Read: Enabled													

6.28.1.6 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit nu	ımber			31	30 :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
ID				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α .	Δ ,	4 A
Reset 0x00000000						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
ID																																		
Α	R	TEMP										Tei	npe	erat	ure	in	°C (0.2	5° s	tep	os)													
												Re	sult	of	tem	npe	ratı	ıre	me	asu	ırer	ner	nt. C)ie	tem	pei	ratu	ire	in °	C, 2	2's			
						complement format, 0.25 °C steps.																												
												De	cisio	on	poir	nt: [DAT	ARI	ΟY															






6.28.1.7 AO

Address offset: 0x520


Slope of first piecewise linear function



6.28.1.8 A1

Address offset: 0x524


Slope of second piecewise linear function



6.28.1.9 A2

Address offset: 0x528


Slope of third piecewise linear function



6.28.1.10 A3

Address offset: 0x52C

Slope of fourth piecewise linear function




6.28.1.11 A4

Address offset: 0x530

Slope of fifth piecewise linear function






6.28.1.12 A5

Address offset: 0x534


Slope of sixth piecewise linear function



6.28.1.13 BO

Address offset: 0x540

y-intercept of first piecewise linear function



6.28.1.14 B1

Address offset: 0x544


y-intercept of second piecewise linear function

Bit nu	mber	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16	5 15 14 13 12 11	10 9 8 7 6 5 4 3	3 2 1 0
ID				ААА	A A A A A A A	A A A A
Reset	0x00003FBE	0 0 0 0 0 0 0 0	000000000	0 0 1 1 1	1 1 1 1 0 1 1 :	1 1 1 0
ID						
Α	RW B1		y-intercept of second pie	ecewise linear fun	ction	

6.28.1.15 B2

Address offset: 0x548

y-intercept of third piecewise linear function








6.28.1.16 B3

Address offset: 0x54C


y-intercept of fourth piecewise linear function



6.28.1.17 B4

Address offset: 0x550


y-intercept of fifth piecewise linear function



6.28.1.18 B5

Address offset: 0x554


y-intercept of sixth piecewise linear function



6.28.1.19 TO

Address offset: 0x560

End point of first piecewise linear function



6.28.1.20 T1

Address offset: 0x564

End point of second piecewise linear function

NORDIC

Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID		A A A A A	A A
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID R/W Field		Description	

A RW T1

End point of second piecewise linear function

6.28.1.21 T2

Address offset: 0x568


End point of third piecewise linear function

Α	RW	T2						End	poir	t of	third	pied	ewi	se li	nea	r fur	nctio	n								
ID																										
Rese	t 0x0000	0019	0 0	0 (0 0	0 0	0	0 (0 0	0	0 (0	0	0	0 (0	0	0	0 (0	0	0	1	1	0	0 1
ID																				А	Α	Α	Α	Α	Α	А А
Bit no	umber		31 30	29 2	8 27 :	26 25	24	23 2	2 21	20	19 1	8 17	16	15 1	L4 1	3 12	11	10	9 8	3 7	6	5	4	3	2	1 0

6.28.1.22 T3

Address offset: 0x56C


End point of fourth piecewise linear function



6.28.1.23 T4

Address offset: 0x570

End point of fifth piecewise linear function



6.28.2 Electrical specification

6.28.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{TEMP}	Time required for temperature measurement		36		μs
T _{TEMP,RANGE}	Temperature sensor range	-40		85	°C
T _{TEMP,ACC}	Temperature sensor accuracy	-5		5	°C
T _{TEMP,RES}	Temperature sensor resolution		0.25		°C
T _{TEMP,STB}	Sample to sample stability at constant device temperature	-0.25		0.25	°C
T _{TEMP,OFFST}	Sample offset at 25°C	-2.5		2.5	°C





$6.29 \text{ TWI} - I^2 \text{C compatible two-wire interface}$

The TWI master is compatible with I²C operating at 100 kHz and 400 kHz.




Figure 171: TWI master's main features

6.29.1 Functional description

This TWI master is not compatible with CBUS. The TWI transmitter and receiver are single buffered.

See TWI master's main features on page 761.

A TWI setup with one master and three slaves is shown in the following figure. This TWI master is only able to operate as the only master on the TWI bus.




Figure 172: A typical TWI setup with one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

6.29.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated TWI signal is not connected to any physical pin. The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCL and PSEL.SDA must only be configured when TWI is disabled.

761 NORDIC

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in GPIO configuration on page 762.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSEL.SCL	Input	SOD1	Not applicable
SDA	As specified in PSEL.SDA	Input	SOD1	Not applicable

Table 50: GPIO configuration

6.29.3 Shared resources

TWI shares registers and other resources with other peripherals that have the same ID as TWI.

Therefore, you must disable all peripherals that have the same ID as TWI before TWI can be configured and used. Disabling a peripheral that has the same ID as TWI will not reset any of the registers that are shared with TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 24 shows which peripherals have the same ID as TWI.

6.29.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered. A second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in The TWI master writing data to a slave on page 763. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.






Figure 173: The TWI master writing data to a slave

The TWI master write sequence is stopped when the STOP task is triggered, causing the TWI master to generate a stop condition on the TWI bus.

6.29.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1).

The address must match the address of the slave device that the master wants to read from. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit, the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 764. Occurrence 3 in this figure illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.






Figure 174: The TWI master reading data from a slave

6.29.6 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.

The following figure shows a repeated start sequence where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between.




Figure 175: Repeated start sequence illustration



To generate a repeated start after a read sequence, a second start task, STARTRX or STARTTX, must be triggered instead of the STOP task. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

6.29.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task is not always needed, like when the peripheral is already stopped. If the STOP task is sent, the software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.29.8 Registers

Instances

Instance	Base address	Description
TWIO	0x40003000	Two-wire interface master 0
		This instance is deprecated.
TWI1	0x40004000	Two-wire interface master 1
		This instance is deprecated.

Register overview


Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_RXDREADY	0x108	TWI RXD byte received
EVENTS_TXDSENT	0x11C	TWI TXD byte sent
EVENTS_ERROR	0x124	TWI error
EVENTS_BB	0x138	TWI byte boundary, generated before each byte that is sent or received
EVENTS_SUSPENDED	0x148	TWI entered the suspended state
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSEL.SCL	0x508	Pin select for SCL
PSEL.SDA	0x50C	Pin select for SDA
RXD	0x518	RXD register. Register is cleared on read and the buffer pointer will be modified if read.
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
ADDRESS	0x588	Address used in the TWI transfer

6.29.8.1 TASKS_STARTRX

Address offset: 0x000



Start TWI receive sequence



6.29.8.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_STARTTX			Start TWI transmit sequence
			Trigger	1	Trigger task


6.29.8.3 TASKS_STOP

Address offset: 0x014 Stop TWI transaction

Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	W	TASKS_STOP			Stop TWI transaction
			Trigger	1	Trigger task

6.29.8.4 TASKS_SUSPEND

Address offset: 0x01C Suspend TWI transaction



6.29.8.5 TASKS_RESUME

Address offset: 0x020
Resume TWI transaction



Bit nu	mber			31 30 29	28 27 2	26 25 2	4 23	22 21	20	19 1	8 17	16	15 1	4 13	3 12	11 3	10 9	8	7	6	5	4	3 2	. 1	0
ID																									Α
Reset	0x000	00000		0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																									
Α	W	TASKS_RESUME					Res	sume	TWI	trans	acti	on													
			Trigger	1			Trig	ger t	ask																

6.29.8.6 EVENTS_STOPPED

Address offset: 0x104


TWI stopped

Bit nu	mber			31 3	0 29 2	28 2	7 26	5 25	24	23 2	22 2	1 20	19	18 1	7 16	5 15	14	13 1	L2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
ID																													Α
Reset	0x000	00000		0 0	0	0 (0	0	0	0	0 (0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0 (0 0	0
ID																													
Α	RW	EVENTS_STOPPED								TWI	sto	ppe	d																
			NotGenerated	0						Evei	nt n	ot ge	ener	ated															
			Generated	1						Evei	nt ge	ener	ated	i															

6.29.8.7 EVENTS_RXDREADY

Address offset: 0x108

TWI RXD byte received



6.29.8.8 EVENTS_TXDSENT

Address offset: 0x11C TWI TXD byte sent


Bit nu	ımber			31	30 29	28	27 2	6 25	24	23	22 2	21 2	0 19	9 18	3 17	16 3	l5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	L 0
ID																														Α
Reset	0x000	00000		0	0 0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0 (0
ID																														
Α	RW	EVENTS_TXDSENT								TW	ΙTΧ	D by	yte s	ent	:															
			NotGenerated	0						Eve	nt n	ot g	gene	rate	ed															
			Generated	1						Eve	nt g	ene	rate	d																

6.29.8.9 EVENTS_ERROR

Address offset: 0x124

TWI error






6.29.8.10 EVENTS_BB

Address offset: 0x138

TWI byte boundary, generated before each byte that is sent or received




6.29.8.11 EVENTS SUSPENDED

Address offset: 0x148

TWI entered the suspended state

Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.



6.29.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



Rit nı	ımber			21 20 20 28 27 26 25 26	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	illipei			31 30 29 28 27 20 23 2	
ID					В А
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	
ID					Description
Α	RW	BB_SUSPEND			Shortcut between event BB and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	BB_STOP			Shortcut between event BB and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.29.8.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31	. 30	29 2	28 27	7 26	5 25	5 24	23	22	2	1 20	19	9 18	8 1	7 :	16 :	.5	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1	0
ID																F					Ε					D		С				E	3 /	A	
Reset	0x000	00000		0	0	0	0 0	0	0	0	0	0	0	0	0	0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0
Α	RW	STOPPED									Wr	ite	'1	' to	ena	able	e ir	nte	rru	ot f	or	eve	nt S	STO	OPP	ED									
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	ł																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				
В	RW	RXDREADY									Wr	ite	'1	' to	ena	able	e ir	nte	rru	ot f	or	eve	nt I	RXI	DRE	AD	Υ								
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	i																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				
С	RW	TXDSENT									Wr	ite	'1	' to	ena	able	e ir	nte	rru	ot f	or	eve	nt	TXI	OSE	NT									
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	ł																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				
D	RW	ERROR									Wr	ite	'1	' to	ena	able	e ir	ite	rru	ot f	or	eve	nt I	ERI	ROF	R									
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	i																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				
E	RW	ВВ									Wr	ite	'1	' to	ena	able	e ir	nte	rru	ot f	or	eve	nt l	вв											
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	i																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				
F	RW	SUSPENDED									Wr	ite	'1	' to	ena	able	e ir	ite	rru	ot f	or	eve	nt S	SU	SPE	ND	ED								
											Ge	ner	rat	ed j	ust	t aft	ter	AC	K b	it ł	nas	be	en t	tra	nsfe	erre	ed ir	n a i	read	l tra	ansa	ctic	n,	and	t
											onl	y if	f S	USP	EN	D h	nas	be	en	rec	lue	ste	d ea	arli	er.										
			Set	1							Ena	able	e																						
			Disabled	0							Rea	ad:	Di	isab	led	ł																			
			Enabled	1							Rea	ad:	Er	nabl	ed																				

6.29.8.14 INTENCLR

Address offset: 0x308

Disable interrupt



Dit				24.1	20.25	2 2 2		20.1) F. 2	4 ~	2.22		1 2	0 4	0	10		10	1 5	1.4	10	12	1.2	10	0	0	7	_	_	4	2	2	1	
Bit nu	mber			31 :	30 29) 28	3 27 2	26 2	25 24	4 2	3 22	. 2	1 20	0 1			1/	16	15		13	12 1	11					6	5	4)
ID																F				Ε					D		С					Β.	A	
Reset	0x000	00000		0	0 0	0	0	0	0 0) (0 0	0	0) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0)
ID	R/W	Field	Value ID	Valu	ıe					D)escr	ipt	ion																					
Α	RW	STOPPED								۷	Vrite	'1	' to	dis	sab	ole i	nte	erru	pt	for	eve	ent S	STC	PPI	D									
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	b																			
			Enabled	1						R	lead:	Er	nab	led	I																			
В	RW	RXDREADY								۷	Vrite	'1	' to	dis	sab	ole i	nte	erru	pt	for	eve	ent F	RXE	ORE	٩D١	1								
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	b																			
			Enabled	1						R	lead:	Er	nab	led	l																			
С	RW	TXDSENT								۷	Vrite	'1	' to	dis	sab	ole i	nte	erru	pt	for	eve	ent 1	ΓXΕ	SEI	١T									
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	b																			
			Enabled	1						R	lead:	Er	nab	led	ı																			
D	RW	ERROR								۷	Vrite	'1	' to	dis	sab	ole i	nte	erru	pt	for	eve	ent E	RF	OR										
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	b																			
			Enabled	1						R	lead:	Er	nab	led	l																			
E	RW	ВВ								۷	Vrite	'1	' to	dis	sab	ole i	nte	erru	pt	for	eve	ent E	ЗВ											
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	b																			
			Enabled	1						R	lead:	Er	nab	led	l																			
F	RW	SUSPENDED								٧	Vrite	'1	' to	dis	sab	le i	nte	erru	pt	for	eve	ent S	SUS	PEI	NDE	D								
										G	ene	rat	ed .	jus	t a	fter	· A	CK I	oit	has	be	en t	rar	sfe	rec	l in	a r	ead	l tra	nsa	actio	on,	and	I
										0	nly i	f S	USF	PEN	ID	has	be	een	re	que	ste	d ea	rlie	er.										
			Clear	1						D	isab	le																						
			Disabled	0						R	lead:	Di	isab	oled	d																			
			Enabled	1						R	lead:	Er	nab	led	l																			

6.29.8.15 ERRORSRC

Address offset: 0x4C4

Error source

ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
			СВА
0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RW OVERRUN			Overrun error
W1C			A new byte was received before previous byte got read by software from
			the RXD register. (Previous data is lost)
	NotPresent	0	Read: no overrun occured
	Present	1	Read: overrun occured
RW ANACK			NACK received after sending the address (write '1' to clear)
W1C			
	NotPresent	0	Read: error not present
	Present	1	Read: error present
RW DNACK			NACK received after sending a data byte (write '1' to clear)
W1C			
	NotPresent	0	Read: error not present
	Present	1	Read: error present
	OX00000000 R/W Field RW OVERRUN W1C RW ANACK W1C	Ox000000000 R/W Field Value ID RW OVERRUN W1C NotPresent Present RW ANACK W1C NotPresent Present NotPresent NotPresent NotPresent NotPresent	0x000000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0






6.29.8.16 ENABLE


Address offset: 0x500

Enable TWI




6.29.8.17 PSEL.SCL

Address offset: 0x508
Pin select for SCL



6.29.8.18 PSEL.SDA

Address offset: 0x50C Pin select for SDA




6.29.8.19 RXD

Address offset: 0x518

RXD register. Register is cleared on read and the buffer pointer will be modified if read.






6.29.8.20 TXD

Address offset: 0x51C


TXD register



6.29.8.21 FREQUENCY

Address offset: 0x524


TWI frequency. Accuracy depends on the HFCLK source selected.



6.29.8.22 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



RW ADDRESS Address used in the TWI transfer



6.29.9 Electrical specification

6.29.9.1 TWI interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWI,SCL}	Bit rates for TWI ³⁹	100		400	kbps
t _{TWI,START}	Time from STARTRX/STARTTX task to transmission started		1.5		μs

6.29.9.2 Two Wire Interface (TWI) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{TWI,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWI,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
t _{TWI,HD_STA,100kbps}	TWI master hold time for START and repeated START condition, 100 kbps	10000			ns
t _{TWI,HD_STA,250kbps}	TWI master hold time for START and repeated START condition, 250kbps	4000			ns
t _{TWI,HD_STA,400kbps}	TWI master hold time for START and repeated START condition, 400 kbps	2500			ns
t _{TWI,SU_STO,100kbps}	TWI master setup time from SCL high to STOP condition, 100 kbps	5000			ns
t _{TWI,SU_STO,250kbps}	TWI master setup time from SCL high to STOP condition, 250 kbps	2000			ns
t _{TWI,SU_STO,400kbps}	TWI master setup time from SCL high to STOP condition, 400 kbps	1250			ns
t _{TWI,BUF,100kbps}	TWI master bus free time between STOP and START conditions, 100 kbps	5800			ns
t _{TWI,BUF,250kbps}	TWI master bus free time between STOP and START conditions, 250 kbps	2700			ns
t _{TWI,BUF,400kbps}	TWI master bus free time between STOP and START conditions, 400 kbps	2100			ns




Figure 176: TWI timing diagram, 1 byte transaction

6.30 TIMER — Timer/counter

This peripheral is a general purpose timer designed to keep track of time in user-selective time intervals, it can operate in two modes: timer and counter.



³⁹ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 177: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

TIMER can operate in two modes: Timer mode and Counter mode. In both modes, TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 774. The timer frequency is derived from PCLK16M as shown in the following example, using the values specified in the PRESCALER register.

```
f<sub>TIMER</sub> = 16 MHz / (2<sup>PRESCALER</sup>)
```

When $f_{\text{TIMER}} \le 1$ MHz, TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, meaning the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in register BITMODE on page 783.

PRESCALER on page 783 and BITMODE on page 783 must only be updated when the timer is stopped. If these registers are updated while the timer is started, unpredictable behavior may occur.

When the timer is incremented beyond its maximum value, the Counter register will overflow and the timer will automatically start over from zero.

NORDIC*

The Counter register can be cleared by triggering the CLEAR task. This will explicitly set the internal value to zero.

TIMER implements multiple capture/compare registers.

Independent of prescaler setting, the accuracy of TIMER is equivalent to one tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 774.

6.30.1 Capture

TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

6.30.2 Compare

TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 783 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

6.30.3 Task delays

After TIMER is started, the CLEAR, COUNT, and STOP tasks are guaranteed to take effect within one clock cycle of the PCLK16M.

6.30.4 Task priority

If the START task and the STOP task are triggered at the same time, meaning within the same period of PCLK16M, the STOP task will be prioritized.

6.30.5 Registers

Instances

Instance	Base address	Description
TIMERO	0x40008000	Timer 0
TIMER1	0x40009000	Timer 1
TIMER2	0x4000A000	Timer 2
TIMER3	0x4001A000	Timer 3
TIMER4	0x4001B000	Timer 4

Configuration

Instance	Configuration
TIMERO	This timer instance has 4 CC registers (CC[03])
TIMER1	This timer instance has 4 CC registers (CC[03])
TIMER2	This timer instance has 4 CC registers (CC[03])
TIMER3	This timer instance has 6 CC registers (CC[05])
TIMER4	This timer instance has 6 CC registers (CC[05])




Register overview

Register	Offset	Description
TASKS_START	0x000	Start Timer
TASKS_STOP	0x004	Stop Timer
TASKS_COUNT	0x008	Increment Timer (Counter mode only)
TASKS_CLEAR	0x00C	Clear time
TASKS_SHUTDOWN	0x010	Shut down timer
		This register is deprecated.
TASKS_CAPTURE[0]	0x040	Capture Timer value to CC[0] register
TASKS_CAPTURE[1]	0x044	Capture Timer value to CC[1] register
TASKS_CAPTURE[2]	0x048	Capture Timer value to CC[2] register
TASKS_CAPTURE[3]	0x04C	Capture Timer value to CC[3] register
TASKS_CAPTURE[4]	0x050	Capture Timer value to CC[4] register
TASKS_CAPTURE[5]	0x054	Capture Timer value to CC[5] register
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
EVENTS_COMPARE[4]	0x150	Compare event on CC[4] match
EVENTS_COMPARE[5]	0x154	Compare event on CC[5] match
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3
CC[4]	0x550	Capture/Compare register 4
CC[5]	0x554	Capture/Compare register 5

6.30.5.1 TASKS_START

Address offset: 0x000

Start Timer




6.30.5.2 TASKS_STOP

Address offset: 0x004

Stop Timer






6.30.5.3 TASKS_COUNT

Address offset: 0x008


Increment Timer (Counter mode only)



6.30.5.4 TASKS CLEAR

Address offset: 0x00C

Clear time




6.30.5.5 TASKS_SHUTDOWN (Deprecated)

Address offset: 0x010

Shut down timer

This register is deprecated.




6.30.5.6 TASKS CAPTURE[0]

Address offset: 0x040

Capture Timer value to CC[0] register






6.30.5.7 TASKS_CAPTURE[1]

Address offset: 0x044


Capture Timer value to CC[1] register



6.30.5.8 TASKS_CAPTURE[2]

Address offset: 0x048


Capture Timer value to CC[2] register



6.30.5.9 TASKS CAPTURE[3]

Address offset: 0x04C

Capture Timer value to CC[3] register




6.30.5.10 TASKS_CAPTURE[4]

Address offset: 0x050

Capture Timer value to CC[4] register






6.30.5.11 TASKS_CAPTURE[5]

Address offset: 0x054


Capture Timer value to CC[5] register



6.30.5.12 EVENTS_COMPARE[0]

Address offset: 0x140


Compare event on CC[0] match



6.30.5.13 EVENTS COMPARE[1]

Address offset: 0x144

Compare event on CC[1] match




6.30.5.14 EVENTS_COMPARE[2]

Address offset: 0x148

Compare event on CC[2] match






6.30.5.15 EVENTS_COMPARE[3]

Address offset: 0x14C


Compare event on CC[3] match



6.30.5.16 EVENTS COMPARE[4]

Address offset: 0x150


Compare event on CC[4] match



6.30.5.17 EVENTS COMPARE[5]

Address offset: 0x154

Compare event on CC[5] match



6.30.5.18 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	COMPAREO_CLEAR			Shortcut between event COMPARE[0] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	COMPARE1_CLEAR			Shortcut between event COMPARE[1] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	COMPARE2_CLEAR			Shortcut between event COMPARE[2] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	COMPARE3_CLEAR			Shortcut between event COMPARE[3] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Ε	RW	COMPARE4_CLEAR			Shortcut between event COMPARE[4] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
F	RW	COMPARE5_CLEAR			Shortcut between event COMPARE[5] and task CLEAR
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
G	RW	COMPAREO_STOP			Shortcut between event COMPARE[0] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Н	RW	COMPARE1_STOP			Shortcut between event COMPARE[1] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
I	RW	COMPARE2_STOP			Shortcut between event COMPARE[2] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
J	RW	COMPARE3_STOP			Shortcut between event COMPARE[3] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
K	RW	COMPARE4_STOP			Shortcut between event COMPARE[4] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
L	RW	COMPARE5_STOP			Shortcut between event COMPARE[5] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.30.5.19 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	COMPARE[0]			Write '1' to enable interrupt for event COMPARE[0]
			Set	1	Enable
			Disabled	0	Read: Disabled





Bit numb	ber			31	30	29 28	8 27 2	26 25	5 24	23	22	21 2	20 1	9 1	8 17	16	15	14	13 :	12 1	.1 10) 9	8	7	6 5	4	3	2	1 0
ID												F	E 0) (СВ	Α													
Reset 0x	x00000000			0	0	0 0	0 (0 0	0	0	0	0	0 () (0 0	0	0	0	0	0	0 0	0	0	0	0 (0	0	0	0 0
ID R																													
			Enabled	1						Rea	ad: I	Ena	bled																
B R	RW COM	PARE[1]								Wr	ite '	'1' t	o en	abl	e int	err	upt	for e	eve	nt C	ОМ	PAR	E[1]						
			Set	1						Ena	able	:																	
			Disabled	0						Rea	ad: I	Disa	bled	b															
			Enabled	1						Rea	ad: I	Ena	bled																
C R	RW COM	PARE[2]								Wr	ite '	'1' t	o en	abl	e int	err	upt	for e	eve	nt C	ОМ	PAR	E[2]						
			Set	1						Ena	able	•																	
			Disabled	0						Rea	ad: I	Disa	bled	b															
			Enabled	1						Rea	ad: I	Ena	bled																
D R	RW COM	PARE[3]								Wr	ite '	'1' t	o en	abl	e int	err	upt	for e	eve	nt C	ОМ	PAR	E[3]						
			Set	1						Ena	able	:																	
			Disabled	0						Rea	ad: I	Disa	bled	b															
			Enabled	1						Rea	ad: I	Enal	bled																
E R	RW COM	PARE[4]								Wr	ite '	'1' t	o en	abl	e int	err	upt	for e	eve	nt C	OM	PAR	E[4]						
			Set	1						Ena	able	:																	
			Disabled	0						Rea	ad: I	Disa	bled	b															
			Enabled	1						Rea	ad: I	Ena	bled																
F R	RW COM	PARE[5]								Wr	ite '	'1' t	o en	abl	e int	err	upt	for e	eve	nt C	OM	PAR	E[5]						
			Set	1						Ena	able	:																	
			Disabled	0						Rea	ad: I	Disa	bled	b															
			Enabled	1									bled																

6.30.5.20 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				FEDCBA
Reset	t 0x00000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW COMPARE[0]			Write '1' to disable interrupt for event COMPARE[0]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
В	RW COMPARE[1]			Write '1' to disable interrupt for event COMPARE[1]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
С	RW COMPARE[2]			Write '1' to disable interrupt for event COMPARE[2]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW COMPARE[3]			Write '1' to disable interrupt for event COMPARE[3]
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E	RW COMPARE[4]			Write '1' to disable interrupt for event COMPARE[4]
		Clear	1	Disable



Bit nu	ımber			31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset	0x000	00000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	COMPARE[5]			Write '1' to disable interrupt for event COMPARE[5]
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.30.5.21 MODE

Address offset: 0x504
Timer mode selection

Bit nu	ımber			31 3	0 29	28	27 2	26 2	5 24	4 23	22	21 2	20 1	9 18	17	16	15	14 :	13 1	.2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID																														А А
Reset	0x000	00000		0 (0	0	0	0 (0 0	0	0	0 (0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0
ID																														
Α	RW	MODE								Tin	ner	mod	le																	
			Timer	0						Sel	ect	Time	er m	node																
			Counter	1						Sel	ect	Cou	nter	r mo	de															
										Th	is er	num	erat	or is	dep	rec	ate	d.												
			LowPowerCounter	2						Sel	ect	Low	Pov	wer	Cou	nter	mo	ode												

6.30.5.22 BITMODE


Address offset: 0x508

Configure the number of bits used by the TIMER

Bit nu	ımber			31 30 29 28 27	26 25 24	1 23 22	21 20	19	18 1	7 16	15 1	4 13	12	11 1	9	8	7	6	5	4	3 2	2 1	0
ID																						A	A
Reset	0x000	00000		0 0 0 0 0	0 0 0	0 0	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																							
Α	RW	BITMODE				Timer	bit w	idth															
			16Bit	0		16 bit	timer	bit	width														
			08Bit	1		8 bit t	imer l	oit w	vidth														
			24Bit	2		24 bit	timer	bit	width														
			32Bit	3		32 bit	timer	bit	width														

6.30.5.23 PRESCALER

Address offset: 0x510
Timer prescaler register








6.30.5.24 CC[0]

Address offset: 0x540

Capture/Compare register 0



Only the number of bits indicated by BITMODE will be used by the TIMER.

6.30.5.25 CC[1]

Address offset: 0x544

Capture/Compare register 1

Bit nu	ımber		31	30	29	28 2	27 :	26 2	25 2	24 2	23	22 :	21	20	19	18 1	17 1	6 1	5 14	4 13	3 12	11	. 10	9	8	7	6	5	4	3	2	1 0
ID			Α	Α	Α	Α.	Α	A	Д	Α	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	, Δ	. Δ	ι A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А А
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	RW	CC								(Cap	tur	e/0	Com	пра	re v	alue															

Only the number of bits indicated by BITMODE will be used by the TIMER.

6.30.5.26 CC[2]

Address offset: 0x548

Capture/Compare register 2

Bit nu	ımb	er				 	 											3 12 A A	 	_	_	÷	_	_	_	_	_
Reset	0x0	0000	00000															0 0									
ID																											I
Α	RW CC						(apt	ure,	/Coi	npa	are v	/alu	e													

Only the number of bits indicated by BITMODE will be used by the TIMER.

6.30.5.27 CC[3]

Address offset: 0x54C

Capture/Compare register 3

Α	RW	CC									Cap	otur	e/0	Com	ıpaı	re v	alue															
ID											Des																					
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 0
ID			Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α /	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A ,	А А
Bit n	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18 1	L7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0


Only the number of bits indicated by BITMODE will be used by the TIMER.



6.30.5.28 CC[4]

Address offset: 0x550

Capture/Compare register 4




Only the number of bits indicated by BITMODE will be used by the TIMER.

6.30.5.29 CC[5]

Address offset: 0x554

Capture/Compare register 5



Only the number of bits indicated by BITMODE will be used by the TIMER.

$6.31 \text{ TWIM} - I^2 \text{C}$ compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus.

Listed here are the main features for TWIM:

- I²C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I²C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.






Figure 178: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.



Figure 179: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task.

After the TWI master is started, the STARTTX or STARTRX tasks should not be triggered again until the TWI master has issued a LASTRX, LASTTX, or STOPPED event.

The TWI master can be suspended using the SUSPEND task, this can be used when using the TWI master in a low priority interrupt context. When the TWIM enters suspend state, will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. The TWI master cannot be stopped while it is suspended, thus the STOP task has to be issued after the TWI master has been resumed.

Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless the TWI master is actively involved in a transfer.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

NORDIC

6.31.1 EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the EasyDMA channels found in the following table.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 51: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 63.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

6.31.2 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is shown in the following figure.




Figure 180: TWI master writing data to a slave



The TWI master is stopped by triggering the STOP task. This task should be triggered during the transmission of the last byte to secure that the TWI master will stop as fast as possible after sending the last byte. The shortcut between LASTTX and STOP can alternatively be used to accomplish this.

Note: The TWI master does not stop by itself when the entire RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

6.31.3 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After sending the ACK bit, the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte have been received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 789. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, as shown in The TWI master reading data from a slave on page 789. If RXD.MAXCNT > 1, the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1, the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task. This task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is recommended to use the shortcut between LASTRX and STOP to accomplish this.

The TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot be stopped while suspended, so the STOP task must be issued after the TWI master has been resumed.






Figure 181: The TWI master reading data from a slave

6.31.4 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The following figure shows an example of a repeated start sequence where the TWI master writes two bytes followed by reading four bytes from the slave.




Figure 182: Master repeated start sequence

If a more complex repeated start sequence is needed, and the TWI firmware drive is serviced in a low priority interrupt, it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts is shown in the following figure.




Figure 183: Double repeated start sequence

6.31.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

When the STOP task is sent, the software shall wait until the STOPPED event is received as a response before disabling the peripheral through the ENABLE register. If the peripheral is already stopped, the STOP task is not required.

6.31.6 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 52: GPIO configuration before enabling peripheral

6.31.7 Registers

Instances

Instance	Base address	Description
TWIM0	0x40003000	Two-wire interface master 0
TWIM1	0x40004000	Two-wire interface master 1






Register overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_SUSPENDED	0x148	SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWIM
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS	0x588	Address used in the TWI transfer

6.31.7.1 TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence




6.31.7.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence






6.31.7.3 TASKS STOP


Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.




6.31.7.4 TASKS_SUSPEND

Address offset: 0x01C
Suspend TWI transaction



6.31.7.5 TASKS_RESUME

Address offset: 0x020
Resume TWI transaction




6.31.7.6 EVENTS STOPPED

Address offset: 0x104

TWI stopped





6.31.7.7 EVENTS_ERROR

Address offset: 0x124


TWI error

Bit nu	umber			31	30 29	28	27 2	26 25	5 24	23	22 :	21 2	0 19	18	17	16 1	.5 14	1 13	12	11 :	10 9	8	7	6	5	4	3	2	1 0
ID																													Α
Reset	t 0x000	00000		0	0 0	0	0	0 0	0	0	0	0 (0	0	0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0 0
ID																													
Α	RW	EVENTS_ERROR								TW	/I er	ror																	
			NotGenerated	0						Eve	ent r	not g	gene	rate	ed														
			Generated	1						Eve	ent g	gene	rate	d															

6.31.7.8 EVENTS_SUSPENDED

Address offset: 0x148


SUSPEND task has been issued, TWI traffic is now suspended.



6.31.7.9 EVENTS RXSTARTED

Address offset: 0x14C

Receive sequence started




6.31.7.10 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started





6.31.7.11 EVENTS_LASTRX

Address offset: 0x15C


Byte boundary, starting to receive the last byte

Bit nu	ımber			31	30 29	28	3 27	26	25	24	23	22	21	20 1	19 :	18 1	7 1	6 15	5 14	13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																Α
Reset	t 0x000	00000		0	0 0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																
Α	RW	EVENTS_LASTRX									Byt	e b	our	ndar	y, s	tart	ing	to r	ecei	ive	the	las	t by	te								
			NotGenerated	0							Eve	ent i	not	gen	era	ted																
			Generated	1							Eve	ent g	gen	erat	ed																	

6.31.7.12 EVENTS_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte



6.31.7.13 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit no	umber			31 30 29	9 28	27 26	5 25 2	4 23	22	21 2	0 19	18 1	7 16	15	14 1	13 1	.2 13	10	9	8	7	6	5	4 3	3 2	2 1	. 0
ID																	F E	D	С	В	Α						
Rese	t 0x000	00000		0 0 0	0	0 0	0 (0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 () (0 0	0
ID																											
Α	RW	LASTTX_STARTRX						Sh	ortcı	ut be	etwe	en ev	ent/	LAS	гтх	and	tasl	STA	ARTI	RX							
			Disabled	0				Dis	sable	e sho	ortcu	t															
			Enabled	1				En	able	sho	rtcut																
В	RW	LASTTX_SUSPEND						Sh	ortcı	ut be	etwe	en ev	ent	LAS	ГТХ	and	task	SU	SPE	ND							
			Disabled	0				Dis	sable	e sho	ortcu	t															
			Enabled	1				En	able	sho	rtcut																
С	RW	LASTTX_STOP						Sh	ortcı	ut be	etwe	en ev	ent	LAS	гтх	and	task	STO	OP								
			Disabled	0				Dis	sable	e sho	ortcu	t															
			Enabled	1				En	able	sho	rtcut																





Bit nu	mhar			21 20 20 20 27 20 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	mber			31 30 29 28 27 26 25 2	
ID					F E D C B A
Reset	0x0000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
D	RW	LASTRX_STARTTX			Shortcut between event LASTRX and task STARTTX
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
E	RW	LASTRX_SUSPEND			Shortcut between event LASTRX and task SUSPEND
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
F	RW	LASTRX_STOP			Shortcut between event LASTRX and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.31.7.14 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31 3	80 29	28	3 27	26	25 2	4 2	23 :	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 ()
ID										J	L			Н	G	F									D							I	Α	
Reset	t 0x000	00000		0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 () (0 ()
ID											Des																							
Α	RW	STOPPED								E	Ena	ble	or	dis	sab	le iı	nte	rup	t fo	or e	ver	nt S	ГОР	PEC)									
			Disabled	0						[Disa	able	е																					
			Enabled	1						E	Ena	ble	:																					
D	RW	ERROR								E	Ena	ble	or	dis	sab	le ii	nte	rup	t fo	or e	ver	nt El	RRC	DR										
			Disabled	0						ſ	Disa	able	е																					
			Enabled	1						E	Ena	ble	:																					
F	RW	SUSPENDED								E	Ena	ble	or	dis	sab	le iı	nte	rup	t fo	or e	ver	nt SI	JSF	ENI	DEI	0								
			Disabled	0						[Disa	able	е																					
			Enabled	1						1	Ena	ble	:																					
G	RW	RXSTARTED								ı	Ena	ble	or	dis	sab	le ii	nte	rup	t fo	or e	ver	nt R	KST	ART	ED)								
			Disabled	0						[Disa	able	е																					
			Enabled	1						E	Ena	ble																						
Н	RW	TXSTARTED								E	Ena	ble	or	dis	sab	le ii	nte	rup	t fo	or e	ver	nt T	KST	ART	ED									
			Disabled	0						[Disa	able	е																					
			Enabled	1						1	Ena	ble																						
1	RW	LASTRX								E	Ena	ble	or	dis	sab	le ii	nte	rup	t fo	or e	ver	nt L/	AST	RX										
			Disabled	0						1	Disa	able	е																					
			Enabled	1						E	Ena	ble	:																					
J	RW	LASTTX								E	Ena	ble	or	dis	sab	le iı	nte	rup	t fo	or e	ver	nt L/	AST	TX										
			Disabled	0						[Disa	able	е																					
			Enabled	1						1	Ena	ble	:																					

6.31.7.15 INTENSET

Address offset: 0x304

Enable interrupt





Bit nu	ımber			31	30 29	9 28	27 :	26 2	5 24	23 2	2 2	1 20	0 1	9 1	8 1	7 1	6 1	5 1	4 1	3 :	12 1	1	10	9 :	8	7 6	5 5	4	3	2	1
ID									J	1		Н	1 (3 F										D							Α
Reset	0x000	00000		0	0 0	0	0	0 (0 0	0 () (0 0) (0 () () () () (0	0	0	0	0	0 (0	0 (0	0	0	0	0
Α	RW	STOPPED								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt S	TO	PPE	D							
			Set	1						Enab	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	ł																	
D	RW	ERROR								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt E	RR	OR								
			Set	1						Enab	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	i																	
F	RW	SUSPENDED								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt S	US	PEN	DE	D						
			Set	1						Enak	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	ł																	
G	RW	RXSTARTED								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt R	XS	TAR	TEC)						
			Set	1						Enab	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	i																	
Н	RW	TXSTARTED								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt T	XS	TAR	ΓED)						
			Set	1						Enak	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	ł																	
I	RW	LASTRX								Writ	e '1	l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt L	AS	TRX								
			Set	1						Enak	ole																				
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	i																	
J	RW	LASTTX								Writ		l' to	en	abl	e in	ter	rup	t fo	or e	ve	nt L	AS	TTX								
			Set	1						Enak																					
			Disabled	0						Read	d: D	isab	ole	d																	
			Enabled	1						Read	d: E	nab	led	i																	

6.31.7.16 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30	29 2	28 27	26 2	25 24	4 23	3 22 :	21 20	0 19	18	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5	4 3	2	1	0
ID								J	- 1		Н	ł G	F							D							Α	
Reset	t 0x000	00000		0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 (0	0	0	0 (0	0	0	0	0	0	0 (0	0	0
ID																												
Α	RW	STOPPED							W	rite '	'1' to	disa	ble	inte	rupt	for	eve	ent S	TOP	PED								
			Clear	1					Di	sable	e																	
			Disabled	0					Re	ead: I	Disab	oled																
			Enabled	1					Re	ead: I	Enab	led																
D	RW	ERROR							W	rite '	'1' to	disa	ble	inte	rupt	for	eve	ent E	RRO	R								
			Clear	1					Di	sable	e																	
			Disabled	0					Re	ead: I	Disab	oled																
			Enabled	1					Re	ead: I	Enab	led																
F	RW	SUSPENDED							W	rite '	'1' to	disa	ble	inte	rupt	for	eve	ent S	USP	END	ED							
			Clear	1					Di	sable	e																	
			Disabled	0					Re	ead: I	Disab	oled																





Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				J	I HGF D A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to disable interrupt for event RXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Н	RW	TXSTARTED			Write '1' to disable interrupt for event TXSTARTED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
1	RW	LASTRX			Write '1' to disable interrupt for event LASTRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	LASTTX			Write '1' to disable interrupt for event LASTTX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.31.7.17 ERRORSRC

Address offset: 0x4C4

Error source

Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				C B A
Reset	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
Α	RW OVERRUN			Overrun error
	W1C			A new byte was received before previous byte got transferred into RXD buffer. (Previous data is lost)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
В	RW ANACK W1C			NACK received after sending the address (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
С	RW DNACK W1C			NACK received after sending a data byte (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred

6.31.7.18 ENABLE

Address offset: 0x500

Enable TWIM



Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	ENABLE			Enable or disable TWIM
			Disabled	0	Disable TWIM
			Enabled	6	Enable TWIM

6.31.7.19 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ваааа
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.31.7.20 PSEL.SDA


Address offset: 0x50C Pin select for SDA signal

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ваааа
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.31.7.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.







6.31.7.22 RXD

RXD EasyDMA channel

6.31.7.22.1 RXD.PTR

Address offset: 0x534

Data pointer


Bit nu	ımber		31	30	29 :	28 2	27 :	26 2	25	24	23	22	21	20	19	18 1	L7 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			Α	Α	Α	Α.	Α	Α /	Д	Α	Α	Α	Α	Α	Α	Α	A A	\ <i>A</i>	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Reset	0x000	00000	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID											De:																						
Α	RW	PTR									Dat	ta p	oin	ter																			

See the memory chapter for details about which memories are available for EasyDMA.

6.31.7.22.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer



6.31.7.22.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

ID R/W Field Value ID Value Description

6.31.7.22.4 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit nu	ımber			31 30 29	28 27 3	26 25	24 23	22 2	1 20 1	19 18	3 17 1	.6 15	14 1	3 12	11 1	.0 9	8	7	6	5	4 3	3 2	1	0
ID																						Α	Α	Α
Reset	0x000	00000		0 0 0	0 0	0 0	0 0	0 (0 0	0 0	0 (0 0	0	0 0	0 (0 0	0	0	0	0	0 (0	0	0
ID																								
Α	RW	LIST					Lis	t type	9															
			Disabled	0			Di	sable	EasyD	MA	ist													
			ArrayList	1			Us	e arra	ay list															





6.31.7.23 TXD

TXD EasyDMA channel

6.31.7.23.1 TXD.PTR

Address offset: 0x544

Data pointer


Α	RW		PTR											Dat	ta p	oin	ter																		
ID																																			
Rese	t 0x00	00	0000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID						Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 Α	A	. A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A
Bit n	umber					31	L 30	29	28	27	26	25	24	23	22	21	20	19	18 1	7 1	6 15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1 0

See the memory chapter for details about which memories are available for FasyDMA

6.31.7.23.2 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer



6.31.7.23.3 TXD.AMOUNT


Address offset: 0x54C

Number of bytes transferred in the last transaction

ID R/W Field Value ID Value Description

6.31.7.23.4 TXD.LIST

Address offset: 0x550 EasyDMA list type








6.31.7.24 ADDRESS

Address offset: 0x588

Address used in the TWI transfer



6.31.8 Electrical specification

6.31.8.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIM,SCL}	Bit rates for TWIM ⁴⁰	100		400	kbps
t _{TWIM,START}	Time from STARTRX/STARTTX task to transmission started		1.5		μs

6.31.8.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{TWIM,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 100, 250 and 400 kbps	500			ns
$t_{TWIM,HD_STA,100kbps}$	TWIM master hold time for START and repeated START condition, 100 kbps	9937.5			ns
t _{TWIM,HD_STA,250kbps}	TWIM master hold time for START and repeated START condition, 250 kbps	3937.5			ns
t _{TWIM,HD_STA,400kbps}	TWIM master hold time for START and repeated START condition, 400 kbps	2437.5			ns
t _{TWIM,SU_STO,100kbps}	TWIM master setup time from SCL high to STOP condition, 100 kbps	5000			ns
t _{TWIM,SU_STO,250kbps}	TWIM master setup time from SCL high to STOP condition, 250 kbps	2000			ns
t _{TWIM,SU_STO,400kbps}	TWIM master setup time from SCL high to STOP condition, 400 kbps	1250			ns
t _{TWIM,BUF,100kbps}	TWIM master bus free time between STOP and START conditions, 100 kbps $$	5800			ns
t _{TWIM,BUF,250kbps}	TWIM master bus free time between STOP and START conditions, 250 kbps	2700			ns
t _{TWIM,BUF,400kbps}	TWIM master bus free time between STOP and START conditions, 400 kbps	2100			ns




Figure 184: TWIM timing diagram, 1 byte transaction



High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO — General purpose input/output on page 322 for more details.

6.31.9 Pullup resistor




Figure 185: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R_{PU}) for nRF52840 can be found in GPIO General purpose input/output on page 322.

$6.32 \text{ TWIS} - I^2 \text{C}$ compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I²C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.




Figure 186: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. TWIS is only able to operate with a single master on the TWI bus.






Figure 187: A typical TWI setup comprising one master and three slaves

The following figure shows the TWI slave state machine.




Figure 188: TWI slave state machine

The following table contains descriptions of the symbols used in the state machine.



Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register.
PREPARETX	Task	The TASKS_PREPARETX task has been triggered.
STOP	Task	The TASKS_STOP task has been triggered.
PREPARERX	Task	The TASKS_PREPARERX task has been triggered.
STOPPED	Event	The EVENTS_STOPPED event was generated.
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated.
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated.
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the
		user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the
		user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop condition	TWI protocol	A TWI stop condition was detected.
Restart condition	TWI protocol	A TWI restart condition was detected.

Table 53: TWI slave state machine symbols

The TWI slave can perform clock stretching, with the premise that the master is able to support it.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

To secure correct behavior of the TWI slave, PSEL.SDA, CONFIG, and the ADDRESS[n] registers must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behavior.

6.32.1 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The following table shows the Easy DMA channels that the TWIS peripheral implements.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 54: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 63.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

6.32.2 TWI slave responding to a read command

Before the TWI slave can respond to a read command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state. .

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.



The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received, the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 807.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 189: The TWI slave responding to a read command



6.32.3 TWI slave responding to a write command

Before the TWI slave can respond to a write command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state.

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave is only able to detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received, the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state, the TWI slave will be able to receive the bytes sent by the TWI master.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the RXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than it can receive, the extra bytes are discarded and NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 807.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is show in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.






Figure 190: The TWI slave responding to a write command

6.32.4 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in the following figure.

In this example, the receiver does not know what the master wants to read in advance. This information is in the first two received bytes of the write in the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 191: Repeated start sequence

6.32.5 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation, a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

6.32.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.32.7 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 55: GPIO configuration before enabling peripheral

6.32.8 Registers

Instances

Instance	Base address	Description
TWIS0	0x40003000	Two-wire interface slave 0
TWIS1	0x40004000	Two-wire interface slave 1

Register overview

Register	Offset	Description
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
TASKS_PREPARERX	0x030	Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034	Prepare the TWI slave to respond to a read command
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_WRITE	0x164	Write command received
EVENTS_READ	0x168	Read command received
SHORTS	0x200	Shortcuts between local events and tasks





Pagistan	Offset	Description
Register		Description
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4D0	Error source
MATCH	0x4D4	Status register indicating which address had a match
ENABLE	0x500	Enable TWIS
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
RXD.PTR	0x534	RXD Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS[0]	0x588	TWI slave address 0
ADDRESS[1]	0x58C	TWI slave address 1
CONFIG	0x594	Configuration register for the address match mechanism
ORC	0x5C0	Over-read character. Character sent out in case of an over-read of the transmit buffer.


6.32.8.1 TASKS_STOP

Address offset: 0x014 Stop TWI transaction

Α	W	TASKS_STOP	Trigger			op TW igger ta		sactio	on														
ID	R/W	Field	Value ID	Value	De	escripti	on																
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	0 0	0 (0 0	0 0	0	0	0 0	0	0	0	0	0	0 () (0	0	0	כ
ID																							4
Bit n	umber			31 30 29 28 27 2	25 24 23	22 21	20 1	9 18	17 1	5 15	14	13 1	2 11	10	9	8	7	6 5	5 4	3	2	1)

6.32.8.2 TASKS_SUSPEND


Address offset: 0x01C Suspend TWI transaction



6.32.8.3 TASKS_RESUME

Address offset: 0x020 Resume TWI transaction






6.32.8.4 TASKS_PREPARERX

Address offset: 0x030


Prepare the TWI slave to respond to a write command



6.32.8.5 TASKS_PREPARETX

Address offset: 0x034


Prepare the TWI slave to respond to a read command



6.32.8.6 EVENTS STOPPED

Address offset: 0x104

TWI stopped



6.32.8.7 EVENTS ERROR

Address offset: 0x124

TWI error



Bit nu	mber			31 3	30 29	28	27 2	16 25	24	23	22 2	21 20) 19	18	17 1	6 15	14	13 1	2 11	. 10	9	8	7 6	5	4	3	2	1 0
ID																												А
Reset	0x000	00000		0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 (0	0	0 (0	0	0	0	0 (0	0	0	0	0 0
ID																												
Α	RW	EVENTS_ERROR								TW	'l err	or																
			NotGenerated	0						Eve	nt n	ot g	enei	rated	t													
			Generated	1						Eve	nt g	ener	rate	d														

6.32.8.8 EVENTS_RXSTARTED


Address offset: 0x14C Receive sequence started

Bit nu	mber			31 30	29 2	8 27 2	26 25	24	23 2	2 21	1 20	19 3	18 1	7 16	15	14 1	13 12	2 11	10	9	8 7	6	5	4	3	2 :	1 0
ID																											Α
Reset	0x000	00000		0 0	0 0	0	0 0	0	0 (0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0 (0 0
ID																											
Α	RW	EVENTS_RXSTARTED)						Rece	eive	sequ	ienc	e sta	rtec	i												
			NotGenerated	0					Ever	nt no	ot ge	nera	ited														
			Generated	1					Ever	nt ge	nera	ited															

6.32.8.9 EVENTS_TXSTARTED


Address offset: 0x150

Transmit sequence started



6.32.8.10 **EVENTS_WRITE**


Address offset: 0x164
Write command received



6.32.8.11 EVENTS_READ

Address offset: 0x168
Read command received





6.32.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	mber			31	30	29 2	28	27 2	6 2	25 2	4 2	3 2	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																				В	Α												
Reset	0x000	00000		0	0	0	0	0 (0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																	
Α	RW	WRITE_SUSPEND									S	hor	cut	bet	we	en	eve	nt '	ΝR	ITE	and	ta:	sk S	SUS	PEN	ID							
			Disabled	0							D	isal	le s	hor	tcu	it																	
			Enabled	1							Ε	nab	le s	hort	tcut	t																	
В	RW	READ_SUSPEND									S	hor	cut	bet	we	en	eve	nt l	REA	D a	nd	tasl	c SI	JSP	ENI)							
			Disabled	0							D	isak	le s	hor	tcu	it																	
			Enabled	1							Е	nab	le s	hort	tcut	t																	

6.32.8.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31 30	29 28	8 27 2	26 25 :	24 2	23 22	2 21	20	19 1	L8 17	7 16 :	15 1	4 1	3 12	2 11	10	9	8	7	6 5	5 4	- 3	2	1	0
ID							H G				F	Ε								В							Α	
Reset	0x000	00000		0 0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0
ID																												I
Α	RW	STOPPED						Е	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent S	то	PPE)								
			Disabled	0					Disab	le																		
			Enabled	1				E	Enabl	le																		
В	RW	ERROR						Е	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent l	ERR	OR									
			Disabled	0				0	Disab	le																		
			Enabled	1				E	Enabl	le																		
Ε	RW	RXSTARTED						E	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent l	RXS	TART	ED								
			Disabled	0				0	Disab	le																		
			Enabled	1				Е	Enabl	le																		
F	RW	TXSTARTED						E	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent	ΓXS	TART	ED								
			Disabled	0				0	Disab	le																		
			Enabled	1				Е	Enabl	le																		
G	RW	WRITE						Е	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent \	WRI	TE									
			Disabled	0					Disab	le																		
			Enabled	1				E	Enabl	le																		
Н	RW	READ						Е	Enabl	le or	dis	able	inte	rrup	t fo	eve	ent l	REA	D									
			Disabled	0				0	Disab	le																		
			Enabled	1				E	Enabl	le																		



6.32.8.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 3	30 29	9 28	27 2	26 2	25 2	24 :	23 2	22 2	21 2	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID								Н	G					F	Ε										В								Α
Reset	0x000	00000		0	0 0	0	0	0	0 (0	0 (0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Α	RW	STOPPED								,	Writ	e '	1' tc	o ei	nab	le i	inte	erru	ıpt	for	eve	ent	STO	OPP	ED								
			Set	1						ı	Enat	ble																					
			Disabled	0						ı	Read	d: [Disa	ble	ed																		
			Enabled	1						ı	Read	d: E	Enat	ole	d																		
В	RW	ERROR								1	Writ	e '	1' to	o ei	nab	le i	inte	erru	ıpt	for	eve	ent	ERI	ROF	R								
			Set	1						ı	Enab	ble																					
			Disabled	0						ı	Read	d: [Disa	ble	ed																		
			Enabled	1						ı	Read	d: E	Enat	ole	d																		
E	RW	RXSTARTED								١	Writ	e '	1' to	e e	nab	le i	inte	erru	ıpt	for	eve	ent	RX:	STA	RTI	ED							
			Set	1						-	Enat	ble																					
			Disabled	0						1	Read	d: [Disa	ble	ed																		
			Enabled	1						ı	Read	d: E	Enab	ole	d																		
F	RW	TXSTARTED								١	Writ	e '	1' to	e e	nab	le i	inte	erru	ıpt	for	eve	ent	TX:	STA	RTE	D							
			Set	1						-	Enal	ble																					
			Disabled	0						1	Read	d: [Disa	ble	ed																		
			Enabled	1						- 1	Read	d: E	Enak	ole	d																		
G	RW	WRITE								١	Writ	e '	1' to	e e	nab	le i	inte	erru	ıpt	for	eve	ent	WF	RITE									
			Set	1						-	Enat	ble																					
			Disabled	0						-	Read	d: [Disa	ble	ed																		
			Enabled	1						-	Read	d: E	Enab	ole	d																		
Н	RW	READ								١	Writ	e '	1' to	e e	nab	le i	inte	erru	ıpt	for	eve	ent	RE	AD									
			Set	1						- 1	Enak	ble																					
			Disabled	0						- 1	Read	d: [Disa	ble	ed																		
			Enabled	1						- 1	Read	d: E	Enat	ole	d																		

6.32.8.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 3	80 29	9 28	27 2	26	25 2	4 2	3 2	2 2:	1 20	19	18	17	16 1	5 1	4 13	12	11	10	9 8	7	6	5	4	3	2	1 0
ID								Н	G				F	Ε									В							А
Rese	t 0x000	00000		0	0 0	0	0	0	0 0) (0 (0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0
ID																														
Α	RW	STOPPED								V	Vrit	e '1	to (disa	ble	inte	rrup	t fc	r ev	ent	STC	OPPE	D							
			Clear	1						D	isal	ble																		
			Disabled	0						R	lead	l: Di	sabl	ed																
			Enabled	1						R	lead	l: Er	nable	ed																
В	RW	ERROR								V	Vrit	e '1'	to (disa	ble	inte	rrup	t fo	r ev	ent	ERI	ROR								
			Clear	1						D	isal	ble																		
			Disabled	0						R	lead	l: Di	sabl	ed																
			Enabled	1						R	lead	l: Er	nable	ed																
Е	RW	RXSTARTED								V	Vrit	e '1	to (disa	ble	inte	rrup	t fc	r ev	ent	RXS	STAF	TED							
			Clear	1						D	isal	ble																		




Bit nun	nber			31 30 29 28 2	7 26 25 24	23 22 21	20 19	18 17	16 1	5 14	13 1	2 11 1	.0 9	8	7	6 5	5 4	3	2	1 (
ID					H G		F E						В							Α
Reset (0x000	00000		0 0 0 0	0 0 0	0 0 0	0 0	0 0	0 (0 0	0 (0	0 0	0	0	0 (0 0	0	0	0 (
			Disabled	0		Read: Dis	abled													
			Enabled	1		Read: En	abled													
F	RW	TXSTARTED				Write '1'	to disa	ble in	terrup	t for	ever	t TXS	ART	ED						
			Clear	1		Disable														
			Disabled	0		Read: Dis	abled													
			Enabled	1		Read: En	abled													
G	RW	WRITE				Write '1'	to disa	ble in	terrup	t for	ever	t WRI	TE							
			Clear	1		Disable														
			Disabled	0		Read: Dis	abled													
			Enabled	1		Read: En	abled													
Н	RW	READ				Write '1'	to disa	ble in	terrup	t for	ever	t REA	D							
			Clear	1		Disable														
			Disabled	0		Read: Dis	abled													
			Enabled	1		Read: En	abled													

6.32.8.16 ERRORSRC

Address offset: 0x4D0


Error source



6.32.8.17 MATCH

Address offset: 0x4D4

Status register indicating which address had a match






6.32.8.18 ENABLE

Address offset: 0x500

Enable TWIS



6.32.8.19 PSEL.SCL


Address offset: 0x508

Pin select for SCL signal

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Rese	t OxFFF	FFFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.32.8.20 PSEL.SDA

Address offset: 0x50C Pin select for SDA signal



6.32.8.21 RXD

RXD EasyDMA channel

6.32.8.21.1 RXD.PTR

Address offset: 0x534

RXD Data pointer



Bit nu	mber			31	30	29	28	27 :	26 2	25 :	24 2	23 2	22 2	1 2	20 1	.9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	. 0
ID				Α	Α	Α	Α	Α	Α	Α	A	A	Α ,	Δ,	A A	Δ Α	λ Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	λ Δ	\ A
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0 (0 (0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																																	
Α	RW	PTR									F	RXE) Da	ta p	poir	nter																	

See the memory chapter for details about which memories are available for EasyDMA.

6.32.8.21.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Α	RW	MAXCNT	[00xFFFF] Maximum number of bytes in RXD buffer	
ID				
Reset	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID			A A A A A A A A A A A A A A A A A A A	A A
Bit nu	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0

6.32.8.21.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

A	R	AMOUNT	[00xFFFF]	Number of bytes transferred in the last RXD transaction
ID				
Reset	0x000	00000	0 0 0 0 0 0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
ID				A A A A A A A A A A A A A A A A A A
Bit nu	ımber		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.32.8.21.4 RXD.LIST

Address offset: 0x540 EasyDMA list type

Bit nu	umber			31 30 2	9 28 27	7 26 25	24 23	3 22 :	21 2	0 19	18 1	7 16	15	14 1	.3 12	11	10	9	8	7	6 !	5 4	1 3	2	1	0
ID																									Α	Α
Rese	t 0x000	00000		0 0 0	0 0	0 0	0 0	0	0 0	0	0 (0	0	0	0 0	0	0	0	0	0	0 (0 (0	0	0	0
ID																										
Α	RW	LIST					Li	st typ	e																	
			Disabled	0			Di	isable	e Eas	yDM	A list															
			ArrayList	1			U	se arı	ray li	st																

6.32.8.22 TXD


TXD EasyDMA channel

6.32.8.22.1 TXD.PTR

Address offset: 0x544

TXD Data pointer






See the memory chapter for details about which memories are available for EasyDMA.

6.32.8.22.2 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer



6.32.8.22.3 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction

Bit nu	ımber		31 3	0 29 2	8 27 2	26 25 2	24 2	3 22	21	20 1	9 18	17	16	15	14	13 1	2 11	. 10	9	8	7	6	5 4	3	2	1	0
ID														Α	Α	A A	A	Α	Α	Α	Α	Α	А А	. A	Α	Α .	A
Reset	0x000	00000	0 (0 0	0 (0 0	0 (0 0	0	0	0 0	0	0	0	0	0 (0	0	0	0	0	0	0 0	0	0	0	o
ID																											I
Α	R	AMOUNT	[00	xFFFF]			Ν	lumb	er o	f by	tes t	rans	ferr	ed	in t	he la	st T	XD t	ran	sac	tion						_

6.32.8.22.4 TXD.LIST


Address offset: 0x550 EasyDMA list type

Bit nu	ımber			31 30 29	28 27 :	26 25 :	24 23	22 21	20 1	9 18	17 1	.6 15	14	13 12	11 1	0 9	8	7	6 5	4	3 2	2 1	0
ID																						Α	А
Reset	0x000	00000		0 0 0	0 0	0 0	0 0	0 0	0 (0 0	0 (0 0	0	0 0	0 (0	0	0	0 0	0	0 (0	0
ID																							
Α	RW	LIST					List	type															
			Disabled	0			Dis	able i	EasyD	MA I	ist												
			ArrayList	1			Use	e arra	y list														

6.32.8.23 ADDRESS[0]


Address offset: 0x588 TWI slave address 0





6.32.8.24 ADDRESS[1]


Address offset: 0x58C
TWI slave address 1



6.32.8.25 CONFIG

Address offset: 0x594


Configuration register for the address match mechanism



6.32.8.26 ORC

Address offset: 0x5C0

Over-read character. Character sent out in case of an over-read of the transmit buffer.





6.32.9 Electrical specification

6.32.9.1 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS,SCL}	Bit rates for TWIS ⁴¹	100		400	kbps
t _{TWIS,START}	Time from PREPARERX/PREPARETX task to ready to receive/transmit		1.5		μs
t _{TWIS,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIS,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWIS,HD_STA,100kbps}$	TWI slave hold time from for START condition (SDA low to SCL low), 100 kbps $$	5200			ns
t _{TWIS,HD_STA,400kbps}	TWI slave hold time from for START condition (SDA low to SCL low), 400 kbps $$	1300			ns
$t_{TWIS,SU_STO,100kbps}$	TWI slave setup time from SCL high to STOP condition, 100 kbps	5200			ns
t _{TWIS,SU_STO,400kbps}	TWI slave setup time from SCL high to STOP condition, 400 kbps	1300			ns
t _{TWIS,BUF,100kbps}	TWI slave bus free time between STOP and START conditions, 100 kbps		4700		ns
t _{TWIS,BUF,400kbps}	TWI slave bus free time between STOP and START conditions, 400 kbps		1300		ns




Figure 192: TWIS timing diagram, 1 byte transaction

6.33 UART — Universal asynchronous receiver/transmitter




Figure 193: UART configuration

6.33.1 Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

• Full-duplex operation



⁴¹ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.

- Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in UART configuration on page 819, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 157 for more information.

6.33.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated UART signal will not be connected to any physical pin. The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in Pin configuration on page 820.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 56: GPIO configuration

6.33.3 Shared resources

The UART shares registers and resources with other peripherals that have the same ID as the UART.

All peripherals with the same ID as the UART must be disabled before configuring and using the UART. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See Instantiation on page 24 for details on peripherals and their IDs.

6.33.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted, the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled, a transmission will be automatically suspended when CTS is deactivated, and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see Suspending the UART on page 822.






Figure 194: UART transmission

6.33.5 Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO, a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see UART reception on page 822.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in UART reception on page 822. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data, the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and can generate a new event immediately after the RXD register is read (emptied) by the CPU.






Figure 195: UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

6.33.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

6.33.7 Frror conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

6.33.8 Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

6.33.9 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 830. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 830.

6.33.10 Registers

Instances

Instance	Base address	Description
UARTO	0x40002000	Universal asynchronous receiver/transmitter
		This instance is deprecated.



Register overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_SUSPEND	0x01C	Suspend UART
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS
PSEL.TXD	0x50C	Pin select for TXD
PSEL.CTS	0x510	Pin select for CTS
PSEL.RXD	0x514	Pin select for RXD
RXD	0x518	RXD register. Register is cleared on read and the double buffered byte will be moved to RXD if it
		exists.
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
CONFIG	0x56C	Configuration of parity and hardware flow control


6.33.10.1 TASKS_STARTRX

Address offset: 0x000 Start UART receiver

Bit n	umber			31 30 29 28 27 26	22 21 20 19 18 17 16 15 14 13 12 11	10 9	8 7	7 6	5	4 3	3 2	1	0
ID													Α
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 (0 0	0	0 (0	0	0
ID													
Α	W	TASKS_STARTRX			rt UART receiver								
			Trigger	1	gger task								

6.33.10.2 TASKS_STOPRX

Address offset: 0x004 Stop UART receiver








6.33.10.3 TASKS_STARTTX

Address offset: 0x008 Start UART transmitter



6.33.10.4 TASKS STOPTX


Address offset: 0x00C Stop UART transmitter

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W	TASKS_STOPTX			Stop UART transmitter
			Trigger	1	Trigger task

6.33.10.5 TASKS_SUSPEND

Address offset: 0x01C


Suspend UART



6.33.10.6 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.








6.33.10.7 EVENTS_NCTS

Address offset: 0x104


CTS is deactivated (set high). Not Clear To Send.



6.33.10.8 EVENTS RXDRDY

Address offset: 0x108


Data received in RXD



6.33.10.9 EVENTS_TXDRDY

Address offset: 0x11C


Data sent from TXD



6.33.10.10 EVENTS ERROR

Address offset: 0x124

Error detected








6.33.10.11 EVENTS_RXTO

Address offset: 0x144

Receiver timeout



6.33.10.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	ımber			31	30	29 2	28	27 2	26	25 :	24 :	23 2	2 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																														В	Α		
Reset	0x000	00000		0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID												Desc																					
Α	RW	CTS_STARTRX										Shor	tcu	t be	twe	en	eve	nt (CTS	an	d ta	sk	STA	RTI	RX								
			Disabled	0							ı	Disa	ole	shoi	rtcu	t																	
			Enabled	1							ı	Enak	le s	hor	tcut	t																	
В	RW	NCTS_STOPRX									:	Shor	tcu	t be	twe	en	eve	nt l	NC1	'S a	nd	tas	k S	ГОР	RX								
			Disabled	0							١	Disa	ole	shoi	rtcu	t																	
			Enabled	1							-	Enab	le s	hor	tcut	t																	

6.33.10.13 INTENSET

Address offset: 0x304

Enable interrupt

ımber			31 3	30 29	28 2	27 2	6 25	5 24	23	3 22	2 21	20	19	18 1	7 1	6 15	14	13	12	11	10	9	8 7	7 (5 5	4	3	2	1 0
														ı	F							Ε	[)				С	В А
t 0x000	00000		0	0 0	0	0 0	0 0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0 0
RW	CTS								W	rite	e '1'	to e	nab	le ir	nter	rupt	for	eve	ent (CTS									
		Set	1						En	nab	le																		
		Disabled	0						Re	ead	: Dis	able	ed																
		Enabled	1						Re	ead	: Ena	able	d																
RW	NCTS								W	rite	e '1'	to e	nab	le ir	iter	rupt	for	eve	ent l	NCT	S								
		Set	1						En	nab	le																		
		Disabled	0						Re	ead	: Dis	able	ed																
		Enabled	1						Re	ead	: Ena	able	d																
RW	RXDRDY								W	rite	e '1'	to e	nat	le ir	nter	rupt	for	eve	ent	RXE	RD	1							
		Set	1						En	nab	le																		
		Disabled	0						Re	ead	: Dis	able	ed																
		Enabled	1						Re	ead	: Ena	able	d																
RW	TXDRDY								W	rite	e '1'	to e	nab	le ir	iter	rupt	for	eve	ent	TXD	RDY	1							
		Set	1						En	nab	le																		
	R/W RW RW	R/W Field RW CTS RW NCTS RW RXDRDY	R/W Field Value ID RW CTS Set Disabled Enabled RW NCTS Set Disabled Enabled RW RXDRDY Set Disabled Enabled RW RXDRDY Set Disabled Enabled RW RXDRDY	R/W Field Value ID Value R/W Field Value ID Value R/W CTS Set	R/W Field Value ID Value R/W CTS Set	R/W Field Value ID Value R/W CTS Set	R/W Field Value ID Value R/W CTS Set	R/W Field Value D Value T Va	R/W Field Value ID Value ID R/W TS Set 1	R/W Field Value ID Value Val	R/W Field Value ID Value Description	R/W Field Value ID Value Val	R/W Field Value ID Value Description	R/W Field Value ID Value Description Write '1' to enable	R/W Field Value D Value Description Write '1' to enable in Enable	R/W Field Value D Value Set 1 Enable	R/W Field Value ID Value Set 1 Enable Enabled En	R/W Field Value D Value Set 1 Enable	R/W Field Value D Value Set 1 Enable	R/W Field Value D Value Set 1 Enable	R/W Field Value D Value D Pescription	R/W Field Value D Value Set 1 Enable	R/W Field Value D Value Set 1 R/W Field Value D Value D Value D Description	RW CTS	RW CTS	RW CTS	RW	RW	



Bit nu	mber			31 3	0 29 2	28 27	26 2	25 24	23 2	22 2	21 2	0 19	18	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5 4	3	2	1 (
ID														F						Ε		D				С	ВА
Reset	0x000	00000		0 (0 0	0 0	0	0 0	0	0	0 0	0	0	0 (0	0	0	0 0	0	0	0	0	0	0 0	0	0	0 0
ID																											
			Disabled	0					Rea	ıd: D	Disal	oled															
			Enabled	1					Rea	d: E	Enab	led															
E	RW	ERROR							Wri	ite ':	1' to	ena	ble i	nter	rupt	for	eve	nt EF	ROF	2							
			Set	1					Ena	ble																	
			Disabled	0					Rea	d: D	Disal	oled															
			Enabled	1					Rea	d: E	Enab	led															
F	RW	RXTO							Wri	ite ':	1' to	ena	ble i	nter	rupt	for	eve	nt R	ОТО								
			Set	1					Ena	ble																	
			Disabled	0					Rea	d: D	Disal	oled															
			Enabled	1					Rea	d: E	Enab	led															

6.33.10.14 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 3	30 29	28	27 2	6 25	24	23 2	22 :	21	20	19	18	17	16	15	14	13	12 1	.1 1	10 9	8	7	6	5	4	3 2	2 1	0
ID																F							Е		D				C	В	Α
Reset	0x000	00000		0	0 0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
Α	RW	CTS								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt C	TS									
			Clear	1						Disa	able	e																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	d: E	Ena	able	d																	
В	RW	NCTS								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt N	ICT	S								
			Clear	1						Disa	able	e																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	ıd: E	Ena	able	d																	
С	RW	RXDRDY								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt R	XD	RDY								
			Clear	1						Disa	able	е																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	d: E	Ena	able	d																	
D	RW	TXDRDY								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt T	XD	RDY								
			Clear	1						Disa	able	е																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	d: E	Ena	able	d																	
E	RW	ERROR								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt E	RR	OR								
			Clear	1						Disa	able	e																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	ıd: E	Ena	able	d																	
F	RW	RXTO								Wri	ite '	'1' 1	to d	lisal	ble	int	err	upt	for	eve	nt R	XT	0								
			Clear	1						Disa	able	e																			
			Disabled	0						Rea	ıd: [Dis	abl	ed																	
			Enabled	1						Rea	d: E	Ena	able	d																	

6.33.10.15 ERRORSRC

Address offset: 0x480

Error source



Bit nu	ımber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Reset	t 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
	W1C			A start bit is received while the previous data still lies in RXD. (Previous data
				is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
	W1C			A character with bad parity is received, if HW parity check is enabled.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
	W1C			·
				A valid stop bit is not detected on the serial data input after all bits in a character have been received.
			•	
		NotPresent	0	Read: error not present
D	RW BREAK	Present	1	Read: error present Break condition
D				Break condition
	W1C			The serial data input is '0' for longer than the length of a data frame. (The
				data frame length is 10 bits without parity bit, and 11 bits with parity bit.).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

6.33.10.16 ENABLE

Address offset: 0x500

Enable UART

Bit n	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				АААА
Rese	et 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW ENABLE			Enable or disable UART
		Disabled	0	Disable UART
		Enabled	4	Enable UART

6.33.10.17 PSEL.RTS

Address offset: 0x508

Pin select for RTS


Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
ID				С	ВАААА
Rese	t OxFFF	FFFF		1 1 1 1 1 1 1 1	
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect



6.33.10.18 PSEL.TXD

Address offset: 0x50C


Pin select for TXD



6.33.10.19 PSEL.CTS


Address offset: 0x510

Pin select for CTS



6.33.10.20 PSEL.RXD

Address offset: 0x514
Pin select for RXD




6.33.10.21 RXD

Address offset: 0x518

RXD register. Register is cleared on read and the double buffered byte will be moved to RXD if it exists.






6.33.10.22 TXD

Address offset: 0x51C


TXD register



6.33.10.23 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.



6.33.10.24 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

4413_417 v1.11 830 NO

Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВВВА
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Α	RW	HWFC			Hardware flow control
			Disabled	0	Disabled
			Enabled	1	Enabled
В	RW	PARITY			Parity
			Excluded	0x0	Exclude parity bit
			Included	0x7	Include parity bit
С	RW	STOP			Stop bits
			One	0	One stop bit
			Two	1	Two stop bits

6.33.11 Electrical specification

6.33.11.1 UART electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UART}	Baud rate for UART ⁴² .			1000	kbps
t _{UART,CTSH}	CTS high time	1			μs
t _{UART,START}	Time from STARTRX/STARTTX task to transmission started		1		μs

6.34 UARTE — Universal asynchronous receiver/ transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit
- · Least significant bit (LSB) first



High baud rates may require GPIOs to be set as High Drive, see GPIO for more details.




Figure 196: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 157 for more information.

6.34.1 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX and ENDTX events indicate that the EasyDMA is finished accessing the RX or TX buffer in RAM.

6.34.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task. A TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.






Figure 197: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED event has been generated. See POWER — Power supply on page 81 for more information about power modes.

6.34.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is double-buffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register. The UARTE generates an ENDRX event when it has filled up the RX buffer, as seen in the following figure.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.






Figure 198: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

Note: If the ENDRX event has not been generated when the UARTE receiver stops, indicating that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To determine the amount of bytes the RX buffer has received, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.

The UARTE is able to receive up to four bytes after the STOPRX task has been triggered, as long as these are sent in succession immediately after the RTS signal is deactivated. After the RTS is deactivated, the UART is able to receive bytes for a period of time equal to the time needed to send four bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, as seen in the following figure. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.






Figure 199: UARTE reception with forced stop via STOPRX

If HW flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See POWER — Power supply on page 81 for more information about power modes.

6.34.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

6.34.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

6.34.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 849. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 849.

6.34.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.



6.34.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS, and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 57: GPIO configuration before enabling peripheral

6.34.9 Registers

Instances

Instance	Base address	Description
UARTEO	0x40002000	Universal asynchronous receiver/transmitter with EasyDMA, unit 0
UARTE1	0x40028000	Universal asynchronous receiver/transmitter with EasyDMA, unit 1

Register overview

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	800x0	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_FLUSHRX	0x02C	Flush RX FIFO into RX buffer
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110	Receive buffer is filled up
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ENDTX	0x120	Last TX byte transmitted
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
EVENTS_RXSTARTED	0x14C	UART receiver has started
EVENTS_TXSTARTED	0x150	UART transmitter has started
EVENTS_TXSTOPPED	0x158	Transmitter stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt






Register	Offset	Description
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
		This register is read/write one to clear.
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS signal
PSEL.TXD	0x50C	Pin select for TXD signal
PSEL.CTS	0x510	Pin select for CTS signal
PSEL.RXD	0x514	Pin select for RXD signal
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
CONFIG	0x56C	Configuration of parity and hardware flow control


6.34.9.1 TASKS_STARTRX

Address offset: 0x000 Start UART receiver



6.34.9.2 TASKS_STOPRX


Address offset: 0x004 Stop UART receiver



6.34.9.3 TASKS_STARTTX


Address offset: 0x008 Start UART transmitter





6.34.9.4 TASKS STOPTX


Address offset: 0x00C Stop UART transmitter



6.34.9.5 TASKS_FLUSHRX

Address offset: 0x02C


Flush RX FIFO into RX buffer



6.34.9.6 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.




6.34.9.7 EVENTS NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.





6.34.9.8 EVENTS RXDRDY


Address offset: 0x108

Data received in RXD (but potentially not yet transferred to Data RAM)

Bit no	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_RXDRDY			Data received in RXD (but potentially not yet transferred to Data RAM)
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.34.9.9 EVENTS_ENDRX

Address offset: 0x110 Receive buffer is filled up



6.34.9.10 EVENTS_TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit nu	mber			31	30 2	9 28	3 27	26	25	24	23 2	22 2	1 20	0 19	18	17	16	15	14 :	L3 1	2 1	1 10	9	8	7	6	5	4	3 2	. 1	0
ID																															Α
Reset	0x000	00000		0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																															
Α	RW	EVENTS_TXDRDY									Dat	a se	nt fr	rom	TXI)															
			NotGenerated	0							Eve	nt n	ot g	ene	rate	d															
			Generated	1							Eve	nt g	enei	rate	d																

6.34.9.11 EVENTS_ENDTX

Address offset: 0x120 Last TX byte transmitted





Bit number	3	1 30 29 28 27 26 2	25 24	23 2	2 21 2	0 19	18 17	16 1	5 14	13 12	11 :	10 9	8	7	6 !	5 4	3	2	1 0
ID																			Α
Reset 0x00000000	0	0 0 0 0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0 (0	0	0	0 0
ID R/W Field Va																			
A RW EVENTS_ENDTX				Last	TX byt	e tran	smitt	ed											
No	otGenerated 0			Even	t not g	genera	ated												
Ge	enerated 1			Even	t gene	rated													

6.34.9.12 EVENTS_ERROR

Address offset: 0x124

Error detected

Bit no	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	EVENTS_ERROR			Error detected
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.34.9.13 EVENTS_RXTO

Address offset: 0x144

Receiver timeout

Bit nu	ımber			31	30 2	29 2	28 2	7 26	6 25	24	23	22	21 :	20 1	.9 1	8 1	7 16	5 15	14	13	12	11 :	10	9 8	3 7	' 6	5	4	3	2	1 0
ID																															Α
Reset	t 0x000	00000		0	0	0 (0 0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 0
ID																															
Α	RW	EVENTS_RXTO									Re	ceiv	er t	ime	out																
			NotGenerated	0							Eve	ent r	not	gen	era	ted															
			Generated	1							Eve	ent g	gen	erat	ed																

6.34.9.14 EVENTS_RXSTARTED

Address offset: 0x14C

UART receiver has started

Bit nu	ımber			31	30 2	29 2	8 27	7 26	25	24	23	22 :	21 2	20 1	.9 1	8 1	7 10	5 15	5 14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID																																Α
Reset	0x000	00000		0	0	0 0	0	0	0	0	0	0	0	0 (0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0
ID																																
Α	RW	EVENTS_RXSTARTED	1								UA	RT r	ece	iver	ha	s st	arte	d														
			NotGenerated	0							Eve	ent r	not	gen	era	ted																
			Generated	1							Eve	ent g	gene	erat	ed																	

6.34.9.15 EVENTS_TXSTARTED

Address offset: 0x150

UART transmitter has started



Bit nu	mber			31 3	30 29	28 27	7 26	25 2	24 2	3 22	2 2:	1 20	19	18	17 :	16 1	5 14	1 13	12	11 1	10 9	9 8	7	6	5	4	3 2	2 1	. 0
ID																													Α
Reset	0x0000	00000		0	0 0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0 (0	0
ID																													
Α	RW	EVENTS_TXSTARTED							U	ART	Γtra	ansr	nitt	er h	as s	tart	ed												
			NotGenerated	0					Ev	vent	t nc	ot ge	enei	rate	d														
			Generated	1					Ev	vent	t ge	ener	ate	d															

6.34.9.16 EVENTS_TXSTOPPED

Address offset: 0x158
Transmitter stopped

Bit nu	mber			31 30 2	9 28	27 2	6 25 2	4 23	22 2	21 20	19	18 1	7 16	15	14 1	3 12	11	10 !	8	7	6	5	4	3 2	1 0
ID																									Α
Reset	0x000	00000		0 0	0 0	0 0	0 (0	0	0 0	0	0 (0	0	0	0	0	0 (0	0	0	0	0	0 0	0 0
ID																									
Α	RW	EVENTS_TXSTOPPED)					Tra	nsm	itter	stop	ped													
			NotGenerated	0				Eve	ent n	ot ge	nera	ated													
			Generated	1				Eve	ent g	ener	ated														

6.34.9.17 SHORTS

Address offset: 0x200


Shortcuts between local events and tasks

Bit nu	mber			31	30	29 2	8 :	27 2	6 2	5 24	1 23	3 22	21	. 20	19	18	17	16	15	14	13	12	11	. 10	9	8	7	6	5	4	3 2	. 1	1 0
ID																												D	С				
Reset	0x000	00000		0	0	0 (0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	C	0 0
ID																																	
С	RW	ENDRX_STARTRX									Sł	hort	cut	bet	we	en	eve	nt I	NE	DRX	an	d t	ask	STA	RT	RX							
			Disabled	0							D	isab	le s	hor	tcu	t																	
			Enabled	1							Eı	nab	e sl	hort	cut	t																	
D	RW	ENDRX_STOPRX									Sł	hort	cut	bet	we	en	eve	nt I	NE	ORX	an	d t	ask	STO	OPR	X							
			Disabled	0							D	isab	le s	hor	tcu	t																	
			Enabled	1							Eı	nab	e sl	hort	cut	t																	

6.34.9.18 INTEN

Address offset: 0x300

Enable or disable interrupt





Bit nu	mhar			21 20 20 20 27 26 25	24 22 22 21 20 10 10 17 16 16 14 12 12 11 10 0 0 7 6 6 4 2 2 1 0
	mber			31 30 29 28 27 26 23	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID _					L J I H G F E D C B A
	0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Field	Value ID	Value	Description
С	RW	RXDRDY			Enable or disable interrupt for event RXDRDY
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ENDRX			Enable or disable interrupt for event ENDRX
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	TXDRDY			Enable or disable interrupt for event TXDRDY
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	ENDTX			Enable or disable interrupt for event ENDTX
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	ERROR			Enable or disable interrupt for event ERROR
			Disabled	0	Disable
			Enabled	1	Enable
Н	RW	RXTO			Enable or disable interrupt for event RXTO
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	RXSTARTED			Enable or disable interrupt for event RXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	TXSTARTED			Enable or disable interrupt for event TXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	TXSTOPPED			Enable or disable interrupt for event TXSTOPPED
			Disabled	0	Disable
			Enabled	1	Enable

6.34.9.19 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	ımber			31 30	29 :	28 27	26	25 24	1 23	22 2	21 20	19	18 1	17 1	6 15	14	13	12 1	1 10	9	8	7	6	5	4 3	2	1	0
ID										L	J	1		Н						G	F	Ε			D	С	В	Α
Reset	0x000	00000		0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 (0 0	0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0
ID																												
Α	RW	CTS							Wr	ite ':	1' to	enal	ole i	nter	rupt	for	eve	nt C	TS									
			Set	1					Ena	able																		
			Disabled	0					Rea	ad: [Disab	led																
			Enabled	1					Rea	ad: E	nabl	ed																
В	RW	NCTS							Wr	ite ':	1' to	enal	ole i	nter	rupt	for	eve	nt N	CTS									
			Set	1					Ena	able																		
			Disabled	0					Rea	ad: [Disab	led																
			Enabled	1					Rea	ad: E	nabl	ed																
С	RW	RXDRDY							Wr	ite ':	1' to	enal	ole i	nter	rupt	for	eve	nt R	XDR	DY								
			Set	1					Ena	able																		
			Disabled	0					Rea	ad: [Disab	led																
			Enabled	1					Rea	ad: E	nabl	ed																





Reset	Bit nu	umber			31	30	29 2	28 27	7 26	25	24	23 2	22 2	21 2	20	19	18	17	16	1	5 1	4 1	3 :	L2	11	10	9	8	7	6	5	4	3	2	1	. 0
D R/W Field Value Description	ID												L		J	1		Н									G	F	Ε			D		С	В	A
Set	Reset	t 0x000	00000		0	0	0 (0 0	0	0	0	0 (0	0 (0	0	0	0	0	C	C))	0	0	0	0	0	0	C	0	0	0	0	0	0
Set																																				
Name	D	RW	ENDRX								•	Writ	e '	1' tc	e e	nab	le	int	err	up	t fo	r e	vei	nt I	EN	DR	X									
Enabled 1 Read: Enabled From the properties of				Set	1							Enat	ble																							
E RW TXDRDY Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW ENDTX Set 1 Enable Disabled 0 Read: Disabled Enable 0 Read: Disabled Enable 0 Read: Disabled F RW ENDTX Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW ERROR Set 1 Read: Enabled G RW ERROR Set 1 Enable Disabled 0 Read: Disabled Enable 0 Read: Disabled Enable 1 Read: Enabled F RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled F RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enable F RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enable Enable Enable 1 Read: Enabled F RW RXTAFTED Set 1 Enable Enable F RW RXTAFTED Set 1 Enable Disabled 0 Read: Disabled Enable F Read: Enabled F				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Read: Enable F RW ENDTX Set 1 Enable G RW ERROR Enable Disabled 0 Read: Disabled Enable Enable Enable Enable Set 1 Enable Disabled 0 Read: Disabled Enable Enable Enable F RW ERROR Set 1 Enable Disabled 0 Read: Disabled Enable Enable Disabled 1 Read: Enabled Enable Enable Enable Disabled 0 Read: Disabled Enable Enable Enable Disabled 1 Read: Enabled Enable Write '1' to enable interrupt for event ERROR F RW EXTO Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event RXTO F Enable Enable Enable I Read: Enabled Enable I Read: Enabled I Read: Enabled I Read: Enabled I Read: Enabled Enable Enable I Enable Enable Disabled 0 Read: Disabled Enable Enable Disabled 1 Read: Enabled Enable Enable Disabled 0 Read: Disabled Enable Enable Enable Disabled 1 Read: Enabled Enable Disabled Enable Disabled Enable Disabled O Read: Enabled				Enabled	1							Read	d: E	Enab	ole	d																				
Disabled Disabled Disabled Read: Disabled	E	RW	TXDRDY								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt ⁻	TXI	DRI	YC									
Enabled 1 Read: Enabled F RW ENDTX Write '1' to enable interrupt for event ENDTX Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled F RW ERROR Write '1' to enable interrupt for event ERROR Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Disabled 1 Read: Enabled Enable 1 Read: Enabled H RW RXTO Write '1' to enable interrupt for event RXTO Set 1 Enable Disabled 0 Read: Disabled Enable 0 Read: Disabled Enable 1 Read: Enabled Write '1' to enable interrupt for event RXTO F RW RXSTARTED Write '1' to enable interrupt for event RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable 0 Read: Disabled				Set	1							Enat	ble																							
F RW ENDTX Set 1 Enable Disabled 0 Read: Disabled Enable Enable RROR ERROR Set 1 Enable Disabled 0 Read: Enabled Enable Enab				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Read: Enable GROW ERROR Set 1 Enable Disabled 0 Read: Disabled Finable Disabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Enable Enable Enable Enable Enable Enable Finable Enable Disabled Enable Disabled Enabled Enable Disabled Enabled Enable Disabled Enabled nable Enable Enable Enable Disabled Enabled Disabled Enabled				Enabled	1							Read	d: E	Enat	ole	d																				
Bisabled Disabled 1 Read: Disabled Enabled 1 Read: Enabled G RW ERROR Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled France Set 1 Enable Enabled Enabled 1 Read: Enabled H RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled France Set 1 Enable Enabled Enabled 1 Read: Enabled France France Set 1 Enable Enabled France France Set 1 Enable Enable Disabled 0 Read: Disabled Enabled France F	F	RW	ENDTX								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt I	EN	DT:	K									
RW ERROR Set 1 Enabled 1 Read: Enabled Write '1' to enable interrupt for event ERROR Set 1 Enable Read: Disabled Read: Disabled Read: Disabled Read: Enabled				Set	1							Enat	ble																							
G RW ERROR Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled H RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Read: Disabled Enable Disabled 1 Read: Enabled Finable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Finable Disabled 1 Read: Enabled Finable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Finable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled			Enabled	1							Read	d: E	Enab	ole	d																					
Disabled 0 Read: Disabled H RW RXTO Set 1 Enable Disabled 0 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Disabled	G	RW	ERROR								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt I	ERI	RO	R									
Enabled 1 Read: Enabled H RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXTO Set 1 Enable Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Finable Bread: Enabled Write '1' to enable interrupt for event TXSTARTED Finable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Finable Enable Disabled 0 Read: Disabled Mrite '1' to enable interrupt for event TXSTOPPED Finable Disabled 0 Read: Disabled				Set	1							Enat	ble																							
H RW RXTO Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXTO Finabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Finabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Finabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Finable 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Finable 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Finabled 0 Read: Disabled Read: Enabled Read: Enabled Read: Disabled Read: Disabled				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Read: Disabled READ: Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Write '1' to enable interrupt for event TXSTARTED Enable Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							Read	d: E	Enab	ole	d																				
Disabled 0 Read: Disabled Enabled 1 Read: Enabled RW RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled TXSTARTED Set 1 Read: Enabled Finable Disabled 0 Read: Disabled Enable Write '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Read: Enabled TXSTOPPED Finable 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled	Н	RW	RXTO								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt I	RX	ТО										
Enabled 1 Read: Enabled Write '1' to enable interrupt for event RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled TXSTARTED RW TXSTARTED Set 1 Enable Set 1 Enable Disabled 0 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Read: Disabled Enable Note '1' to enable interrupt for event TXSTARTED Read: Disabled Write '1' to enable interrupt for event TXSTOPPED Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Enat	ble																							
RW RXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled Finabled 1 Read: Enabled TXSTARTED Set 1 Enabled Write '1' to enable interrupt for event RXSTARTED Write '1' to enable interrupt for event TXSTARTED Finabled 0 Read: Disabled Enabled 1 Enable Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enable Enabled Enable Read: Disabled Interrupt for event TXSTOPPED				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled J RW TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Note '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							Read	d: E	Enab	ole	d																				
Disabled 0 Read: Disabled Enabled 1 Read: Enabled J RW TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enable Read: Disabled Write '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 1 Read: Enabled L RW TXSTOPPED Set 1 Enable Set 1 Enable Disabled 0 Read: Disabled Read: Disabled	I	RW	RXSTARTED								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt I	RX:	STA	RT	ED								
Enabled 1 Read: Enabled J RW TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled L RW TXSTOPPED Set 1 Enable Enabled 1 Read: Enabled Enabled 1 Read: Enabled Mrite '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Enat	ble																							
Write '1' to enable interrupt for event TXSTARTED Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event TXSTARTED Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled L RW TXSTOPPED Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							Read	d: E	Enak	ole	d																				
Disabled 0 Read: Disabled Enabled 1 Read: Enabled L RW TXSTOPPED Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled	J	RW	TXSTARTED								,	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt '	TX:	STA	RT	ED								
Enabled 1 Read: Enabled L RW TXSTOPPED Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Set	1							Enat	ble																							
Write '1' to enable interrupt for event TXSTOPPED Set 1 Enable Disabled 0 Read: Disabled				Disabled	0							Read	d: [Disa	ble	ed																				
Set 1 Enable Disabled 0 Read: Disabled				Enabled	1							Read	d: E	Enab	ole	d																				
Disabled 0 Read: Disabled	L	RW	TXSTOPPED								•	Writ	e '	1' to	e e	nab	le	int	err	up	t fo	r e	vei	nt '	TX:	STC	PP	ED								
				Set	1							Enat	ble																							
Enabled 1 Read: Enabled				Disabled	0							Read	d: [Disa	ble	ed																				
				Enabled	1							Read	d: E	Enat	ole	d																				

6.34.9.20 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30	29 2	8 2	7 26	25	24 2	3 2	2 21	20	19	18 1	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3 2	1	0
ID										L		J	1	- 1	4						G	F	Ε			D	C	В	Α
Reset	0x000	00000		0 0	0	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
ID																													
Α	RW	CTS							V	Vrite	e '1'	to d	lisat	ole i	nteri	upt	for	eve	nt C	TS									
			Clear	1					D	isal	ole																		
			Disabled	0					R	ead	l: Di	sabl	ed																
			Enabled	1					R	ead	l: En	able	ed																
В	RW	NCTS							V	Vrite	e '1'	to d	lisak	ole i	nteri	upt	for	eve	nt N	ICTS									
			Clear	1					D	isal	ole																		
			Disabled	0					R	ead	l: Di	sabl	ed																





Bit nu	ımber			31 3	0 29 2	28 27 :	26 25	24	23 22	2 21 2	0 1	.9 18	8 1	7 16	15	14	13	12 1	11 :	10 9	9 8	3 7	6	5 5	4	3	2	1
ID									L	J	J	I	H	ı						(6 F	E			D		С	В.
Reset	0x000	00000		0 0	0 (0 0	0 0	0	0 0	0 0) (0 0	0	0	0	0	0	0	0	0 () (0	C) 0	0	0	0	0
			Enabled	1					Read	: Enab	led	i							Т		Т		Т				Т	
С	RW	RXDRDY						,	Write	'1' to	dis	sabl	e in	terr	upt	for	eve	nt R	RXD	RDY	′							
			Clear	1					Disab	ole																		
			Disabled	0					Read	: Disal	bled	d																
			Enabled	1					Read	: Enab	led	ł																
D	RW	ENDRX						,	Write	e '1' to	dis	sabl	e in	terr	upt	for	eve	nt E	NE	ORX								
			Clear	1					Disab	ole																		
			Disabled	0					Read	: Disal	bled	d																
			Enabled	1					Read	: Enab	led	ł																
E	RW	TXDRDY						,	Write	e '1' to	dis	sabl	e in	terr	upt	for	eve	nt T	XD	RDY	,							
			Clear	1					Disab	ole																		
			Disabled	0					Read	: Disal	bled	d																
			Enabled	1					Read	: Enab	led	ł																
F	RW	ENDTX						,	Write	e '1' to	dis	sabl	e in	terr	upt	for	eve	nt E	NE	XTC								
			Clear	1					Disab	ole																		
			Disabled	0					Read	: Disal	bled	d																
			Enabled	1					Read	: Enab	led	ł																
G	RW	ERROR								e '1' to	dis	sabl	e in	terr	upt	for	eve	nt E	RR	OR								
			Clear	1					Disab																			
			Disabled	0						: Disal																		
			Enabled	1						: Enab																		
Н	RW	RXTO								e '1' to	dis	sabl	e in	iterr	upt	for	eve	nt R	RXT	0								
			Clear	1					Disab																			
			Disabled	0						: Disal																		
			Enabled	1						: Enab																		
I	RW	RXSTARTED								e '1' to	dis	sabl	e in	iterr	upt	for	eve	nt R	RXS	TAR	TEC)						
			Clear	1					Disab																			
			Disabled	0						: Disal																		
			Enabled	1						: Enab						,			D (6)									
J	RW	TXSTARTED	CI.							'1' to	dis	sabl	e ın	iterr	upt	tor	eve	nt I	XS	IAR	IED	1						
			Clear	1					Disab		-1-	_																
			Disabled	0						: Disal																		
	D\A/	TYSTORRED	Enabled	1						: Enab			o !	+	unt	fo.	01:5	nt T	vc	TOP	DES							
L	RW	TXSTOPPED	Clear	1						e '1' to	dis	sabl	e in	icerr	upt	TOP	eve	nτΙ	X5	IUP	rtl	,						
			Clear	1					Disab		-1	_																
			Disabled	0						: Disal																		
			Enabled	1					кead	: Enab	ned	1																

6.34.9.21 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.



Bit nu	ımber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OVERRUN			Overrun error
	W1C			A start bit is received while the previous data still lies in RXD. (Previous data
				is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
	W1C			A character with bad parity is received, if HW parity check is enabled.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
	W1C			
				A valid stop bit is not detected on the serial data input after all bits in a character have been received.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
D	RW BREAK	riesent	1	Break condition
5	W1C			
	20			The serial data input is '0' for longer than the length of a data frame. (The
				data frame length is 10 bits without parity bit, and 11 bits with parity bit).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

6.34.9.22 ENABLE

Address offset: 0x500

Enable UART

Bit nu	umber			31 30 29	28 27	26 25	24 23	3 22 :	21 20	0 19	18 1	7 16	15 1	4 13	12 1	11 1	0 9	8	7	6	5	4	3 2	1	0
ID																							А А	A	Α
Rese	t 0x000	00000		0 0 0	0 0	0 0	0 0	0	0 0	0	0 (0	0 (0	0	0 (0	0	0	0	0	0	0 0	0	0
ID																									
Α	RW	ENABLE					Er	nable	or d	isabl	e UA	RTE													
			Disabled	0			Di	isable	e UAI	RTE															
			Enabled	8			Er	nable	UAR	RTE															

6.34.9.23 PSEL.RTS

Address offset: 0x508


Pin select for RTS signal

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С	ВАААА
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	
ID					
Α	RW	PIN		[031]	Pin number
В	RW	PORT		[01]	Port number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect



6.34.9.24 PSEL.TXD


Address offset: 0x50C Pin select for TXD signal



6.34.9.25 PSEL.CTS

Address offset: 0x510


Pin select for CTS signal



6.34.9.26 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal



6.34.9.27 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.



Bit nu	ımber			31	30 2	9 28	8 27	7 26	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12 :	111) 9	9 8	3 7	6	5 5	4	3	2	1	0
ID				Α	A A	A	A	. Α	A A	۱ ۸	4 A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A		\ <i>A</i>	Δ Δ	. 4	A A	Α	Α	Α	Α	Α
Reset	0x040	00000		0	0 0	0	0	1	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0 (() (0	0	0	0	0	0	0	0
ID																																
Α	RW	BAUDRATE								В	Baud	rate	9																			
			Baud1200	0x0	0041	000	0			1	.200	bau	d (a	ictu	ıalı	rate	: 12	205)													
			Baud2400	0x0	0091	000	0			2	400	bau	d (a	ectu	ıalı	rate	: 23	396)													
			Baud4800	0x0	0131	300	0			4	800	bau	d (a	ectu	ıalı	rate	: 48	808)													
			Baud9600	0x0	0275	500	0			9	600	bau	d (a	ictu	ıalı	rate	: 95	98)													
			Baud14400	0x0	03A	-00	0			1	.440	0 ba	ud	(act	tual	rat	e: 1	L44	01)													
			Baud19200	0x0	04E	400	0			1	.920	0 ba	ud	(act	tual	rat	e: 1	192	08)													
			Baud28800	0x0	0750	000	0			2	880	0 ba	ud	(act	tual	rat	e: 2	287	77)													
			Baud31250	0x0	0800	000	0			3	125	0 ba	ud																			
			Baud38400	0x0	09D	000	0			3	840	0 ba	ud	(act	tual	rat	e: 3	883	69)													
			Baud56000	0x0	0E50	000	0			5	600	0 ba	ud	(act	tual	rat	e: 5	559	44)													
			Baud57600	0x0	OEB(000	0			5	760	0 ba	ud	(act	tual	rat	e: 5	75.	54)													
			Baud76800	0x0	13A	900	0			7	680	0 ba	ud	(act	tual	rat	e: 7	769	23)													
			Baud115200	0x0	1D6	000	0			1	.152	00 b	auc	d (a	ctu	al ra	ate:	11	510	8)												
			Baud230400	0x0	3B00	000	0			2	304	00 b	auc	d (a	ctu	al ra	ate:	23	188	4)												
			Baud250000	0x0	4000	000	0			2	500	00 b	auc	t																		
			Baud460800	0x0	7400	000	0			4	608	00 b	auc	d (a	ctu	al ra	ate:	45	714	3)												
			Baud921600	0x0	F000	000	0			9	216	00 b	auc	d (a	ctu	al ra	ate:	94	117	(6)												
			Baud1M	0x1	.000	000	0			1	. me	gaba	aud																			

6.34.9.28 RXD

RXD EasyDMA channel

6.34.9.28.1 RXD.PTR

Address offset: 0x534

Data pointer

Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
ID			A A A A A A A A A A A A A A A A A A A	А А
Rese	t 0x00000000)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
ID				
Α	RW PTR		Data pointer	

See the memory chapter for details about which memories are available for EasyDMA.

6.34.9.28.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer


Bit nu	mber	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A
Reset	0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
Α	RW MAXCNT	[00xFFFF]	Maximum number of bytes in receive buffer



6.34.9.28.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction




6.34.9.29 TXD

TXD EasyDMA channel

6.34.9.29.1 TXD.PTR

Address offset: 0x544

Data pointer



See the memory chapter for details about which memories are available for EasyDMA.

6.34.9.29.2 TXD.MAXCNT

Address offset: 0x548


Maximum number of bytes in transmit buffer

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ID Reset 0x000000000 D R/W Field Value D Value D Value D C C C C C C C C C	A RW MAXCNT	[00xFFFF]	Maximum number of bytes in transmit buffer
ID A A A A A A A A A A A A A A A A A A A			
	Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID		A A A A A A A A A A A A A A A A A A A
	Bit number	31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

6.34.9.29.3 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction






6.34.9.30 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control



6.34.10 Electrical specification

6.34.10.1 UARTE electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UARTE}	Baud rate for UARTE ⁴³ .			1000	kbps
t _{UARTE,CTSH}	CTS high time	1			μs
t _{UARTE,START}	Time from STARTRX/STARTTX task to transmission started		1		μs

6.35 USBD — Universal serial bus device

The USB device (USBD) controller implements a full speed USB device function that meets 2.0 revision of the USB specification.



⁴³ High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 200: USB device block diagram

Listed here are the main features for USBD:

- Full-speed (12 Mbps) device fully compliant to Universal Serial Bus Specification Revision 2.0, including following engineering change notices (ECNs) issued by USB Implementers Forum:
 - Pull-up/pull-down Resistors ECN
 - 5V Short Circuit Withstand Requirement Change ECN
- USB device stack available in the Nordic SDK
- Integrated (on-chip) USB transceiver (PHY)
- Software controlled on-chip pull-up on D+
- Endpoints:
 - Two control (1 IN, 1 OUT)
 - 14 bulk/interrupt (7 IN, 7 OUT)
 - Two isochronous (1 IN, 1 OUT)
- Double buffering for isochronous (ISO) endpoints (IN/OUT) support
- USB suspend, resume, and remote wake-up support
- 64 bytes buffer size for each bulk/interrupt endpoint
- Up to 1023 bytes buffer size for ISO endpoints
- EasyDMA for all data transfers

6.35.1 USB device states

The behavior of a USB device can be modelled through a state diagram.

The USB 2.0 Specification (see Chapter 9 USB Device Framework) defines a number of states for a USB device, as shown in the following figure.






Figure 201: Device state diagram

The device must change state according to host-initiated traffic and USB bus states. It is up to the software to implement a state machine that matches the above definition. To detect the presence or absence of USB supply (VBUS), two events USBDETECTED and USBREMOVED can be used to implement the state machine. For more details on these events, see USB supply on page 86.

As a general rule when implementing the software, the host behavior shall never be assumed to be predictable. In particular the sequence of commands received during an enumeration. The software shall always react to the current bus conditions or commands sent by the host.

6.35.2 USB terminology

The USB specification defines bus states, rather than logic levels on the D+ and D- lines.

For a full speed device, the bus state where the D+ line is high and the D- line is low is defined as the J state. The bus state where D+ is low and D- high is called the K state.

An idle bus, where D+ and D- lines are only polarized through the pull-up on D+ and pull-downs on the host side, will be in J state.

Both lines low are called SEO (single-ended 0), and both lines high SE1 (single-ended 1).



6.35.3 USB pins

The USBD peripheral features a number of dedicated pins.

The dedicated USB pins can be grouped in two categories, signal and power. The signal pins consist of the D+ and D- pins, which are to be connected to the USB host. They are dedicated pins, and not available as standard GPIOs. The USBD peripheral is implemented according to the USB specification revision 2.0, 5V Short Circuit Withstand ECN Requirement Change, meaning these two pins are not 5 V tolerant.

The signal pins and the pull-up will operate only while VBUS is in its valid voltage range, and USBD is enabled through the ENABLE register. For details on the USB power supply and VBUS detection, see USB supply on page 86.

For more information about the pinout, see Pin assignments on page 926.

6.35.4 USBD power-up sequence

The physical layer interface (PHY)/USB transceiver is powered separately from the rest of the device (VBUS pin), which has some implications on the USBD power-up sequence.

The device is not able to properly signal its presence to the USB host and handle traffic from the host, unless the PHY's power supply is enabled and stable. Turning the PHY's power supply on/off is directly linked to register ENABLE. The device provides events that help synchronizing software to the various steps during the power-up sequence.

To make sure that all resources in USBD are available and the dedicated USB voltage regulator stabilized, the following is recommended:

- Enable USBD only after VBUS has been detected
- Turn the USB pull-up on after the following events have occurred:
 - USBPWRRDY
 - USBEVENT, with the READY condition flagged in EVENTCAUSE

The following sequence chart illustrates a typical handling of VBUS power-up:





Figure 202: VBUS power-up sequence

Upon detecting VBUS removal, it is recommended to wait for ongoing EasyDMA transfers to finish before disabling USBD (relevant ENDEPIN[n], ENDISOIN, ENDEPOUT[n], or ENDISOOUT events, see EasyDMA on page 855). The USBREMOVED event, described in USB supply on page 86, signals when the VBUS is removed. Reading the ENABLE register will return Enabled until USBD is completely disabled.



6.35.5 USB pull-up

The USB pull-up serves two purposes: it indicates to the host that the device is connected to the USB bus, and it indicates the device's speed capability.

When no pull-up is connected to the USB bus, the host sees both D+ and D- lines low, as they are pulled down on the host side by 15 k Ω resistors. The device is not detected by the host, putting it in a detached state even if it is physically connected to the host. In this situation, the device is not allowed to draw current from VBUS, according to *USB 2.0 Specification*.

When a full-speed device connects its 1.5 k Ω pull-up to D+, the host sees the corresponding line high. The device is then in the attached state. During the enumeration process, the host attempts to determine if the full-speed device also supports higher speeds and initiates communication with the device to further identify it. The USBD peripheral implemented in this device supports only full-speed operation (12 Mbps), and thus ignores the negotiation for higher speeds in accordance with USB 2.0 Specification.

Register USBPULLUP enables software to connect or disconnect the pull-up on D+. This allows the software to control when USB enumeration takes place. It also allows to emulate a physical disconnect from the USB bus, for instance when re-enumeration is required. USBPULLUP has to be enabled to allow the USBD to handle USB traffic and generate appropriate events. This forbids the use of an external pull-up.

Note that disconnecting the pull-up through register USBPULLUP while connected to a host, will result in both D+ and D- lines to be pulled low by the host's pull-down resistors. However, as mentioned above, this will also inhibit the generation of the USBRESET event. The pull-up is disabled by default after a chip reset.

The pull-up shall only get connected after USBD has been enabled through register ENABLE. The USB pull-up value is automatically changed depending on the bus activity, as specified in *Resistor ECN* which amends the original *USB 2.0 Specification*. The user does not have access to this function as it is handled in hardware.

While they should never be used in normal traffic activity, lines D+ and D- may at any time be forced into state specified in register DPDMVALUE by the task DPDMDRIVE. The DPDMNODRIVE task stops driving them, and PHY returns to normal operation.

6.35.6 USB reset

The USB specification defines a USB reset, which is not be confused with a chip reset. The USB reset is a normal USB bus condition, and is used as part of the enumeration sequence, it does not reset the chip.

The USB reset results from a single-ended low state (SE0) on lines D+/D- for a $t_{USB,DETRST}$ amount of time. Only the host is allowed to drive a USB reset condition on the bus. The UBSD peripheral automatically interprets a SE0 longer than $t_{USB,DETRST}$ as a USB reset. When the device detects a USB reset and generates a USBRESET event, the device USB stack and related parts of the application shall re-initialize themselves, and go back to the default state.

Some of the registers in the USBD peripheral get automatically reset to a known state, in particular all data endpoints are disabled and the USBADDR reset to 0.

After the device has connected to the USB bus (i.e. after VBUS is applied), the device shall not respond to any traffic from the time the pull-up is enabled until it has seen a USB reset condition. This is automatically ensured by the USBD.

After a USB reset, the device shall be fully responsive after at most T_{RSTRCY} (according to chapter 7 in the USB specification). Software shall take into account this time that takes the hardware to recover from a USB reset condition.



6.35.7 USB suspend and resume

Normally, the host will maintain activity on the USB at least every millisecond according to USB specification. A USB device will enter suspend when there is no activity on the bus (idle) for a given time. The device will resume operation when it receives any non idle signalling.

To signal that the device shall go into low power mode (suspend), the host stops activity on the USB bus, which becomes idle. Only the device pull-up and host pull-downs act on D+ and D-, and the bus is thus kept at a constant J state. It is up to the device to detect this lack of activity, and enter the low power mode (suspend) within a specified time.

The USB host can decide to suspend or resume USB activity at any time. If remote wake-up is enabled, the device may signal to the host to resume from suspend.

6.35.7.1 Entering suspend

The USBD peripheral automatically detects lack of activity for more than a defined amount of time, and performs steps needed to enter suspend.

When no activity has been detected for longer than $t_{USB,SUSPEND}$, the USBD generates the USBEVENT event with SUSPEND bit set in register EVENTCAUSE. The software shall ensure that the current drawn from the USB supply line VBUS is within the specified limits before T_{2SUSP} , as defined in chapter 7 of the USB specification. In order to reduce idle current of USBD, the software must explicitly place the USBD in low power mode through writing LowPower to register LOWPOWER.

In order to save power, and provided that no other peripheral needs it, the crystal oscillator (HFXO) in CLOCK may be disabled by software during the USB suspend, while the USB pull-up is disconnected, or when VBUS is not present. Software must explicitly enable it at any other time. The USBD will not be able to respond to USB traffic unless HFXO is enabled and stable.

6.35.7.2 Host-initiated resume

Once the host resumes the bus activity, it has to be responsive to incoming requests on the USB bus within the time T_{RSMRCY} (as defined in chapter 7 of the USB specification) and revert to normal power consumption mode.

If the host resumes bus activity with or without a RESUME condition (in other words: bus activity is defined as any non-J state), the USBD peripheral will generate a USBEVENT event, with RESUME bit set in register EVENTCAUSE. If the host resumes bus activity simply by restarting sending frames, the USBD peripheral will generate SOF events.

6.35.7.3 Device-initiated remote wake-up

Assuming the remote wake-up is supported by the device and enabled by the host, the device can request the host to resume from suspend if wake-up condition is met.

To do so, the HFXO needs to be enabled first. After waking up the HFXO, the software must bring USBD out of the low power mode and into the normal power consumption mode through writing ForceNormal in register LOWPOWER. It can then instruct the USBD peripheral to drive a RESUME condition (K state) on the USB bus by triggering the DPDMDRIVE task, and hence attempt to wake up the host. By choosing Resume in DPDMVALUE, the duration of the RESUME state is under hardware control (t_{USB,DRIVEK}). By choosing J or K, the duration of that state is under software control (the J or K state is maintained until a DPDMNODRIVE task is triggered) and has to meet T_{DRSMUP} as specified in USB specification chapter 7.

Upon writing the ForceNormal in register LOWPOWER, a USBEVENT event is generated with the USBWUALLOWED bit set in register EVENTCAUSE.

The value in register DPDMVALUE on page 902 will only be captured and used when the DPDMDRIVE task is triggered. This value defines the state the bus will be forced into after the DPDMDRIVE task.



The device shall ensure that it does not initiate a remote wake-up request before T_{WTRSM} (according to USB specification chapter 7) after the bus has entered idle state. Using the recommended resume value in DPDMVALUE (rather than K) takes care of this, and postpones the RESUME state accordingly.

6.35.8 EasyDMA

The USBD peripheral implements EasyDMA for accessing memory without CPU involvement.

Each endpoint has an associated set of registers, tasks and events. EasyDMA and traffic on USB are tightly related. A number of events provide insight of what is happening on the USB bus with a number of tasks allowing an automated response to the traffic.

Note: Endpoint 0 (IN and OUT) are implemented as control endpoint. For more information, see Control transfers on page 856.

Registers

Enabling endpoints is controlled through the EPINEN and EPOUTEN registers.

The following registers define the memory address of the buffer for a specific IN or OUT endpoint:

- EPIN[n].PTR, (n=0..7)
- EPOUT[n].PTR, (n=0..7)
- ISOIN.PTR
- ISOOUT.PTR

The following registers define the amount of bytes to be sent on USB for next transaction:

- EPIN[n].MAXCNT, (n=0..7)
- ISOIN.MAXCNT

The following registers define the length of the buffer (in bytes) for next transfer of incoming data:

- EPOUT[n].MAXCNT, (n=1..7)
- ISOOUT.MAXCNT

Since the host decides how many bytes are sent over USB, the MAXCNT value can be copied from register SIZE.EPOUT[n] (n=1..7) or register SIZE.ISOOUT.

Register EPOUT[0].MAXCNT defines the length of the OUT buffer (in bytes) for the control endpoint 0. Register SIZE.EPOUT[0] shall indicate the same value as MaxPacketSize from the device descriptor or wLength from the SETUP command, whichever is the least.

The .AMOUNT registers indicate how many bytes actually have been transferred over EasyDMA during the last transfer.

Stalling bulk/interrupt endpoints is controlled through the EPSTALL register.

Note: Due to USB specification requirements, the effect of the stalling control endpoint 0 may be overridden by hardware, in particular when a new SETUP token is received.

EasyDMA will not copy the SETUP data to memory (it will only transfer data from the data stage). The following are separate registers in the USBD peripheral that have setup data.

- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH



- WLENGTHL
- WLENGTHH

The EVENTCAUSE register provides details on what caused a given USBEVENT event, for instance if a CRC error is detected during a transaction, or if bus activity stops or resumes.

Tasks

Tasks STARTEPIN[n], STARTEPOUT[n] (n=0..7), STARTISOIN, and STARTISOOUT capture the values for .PTR and .MAXCNT registers. For IN endpoints, a transaction over USB gets automatically triggered when the EasyDMA transfer is complete. For OUT endpoints, it is up to software to allow the next transaction over USB. See the examples in Control transfers on page 856, Bulk and interrupt transactions on page 859, and Isochronous transactions on page 861.

For the control endpoint 0, OUT transactions are allowed through the EPORCVOUT task. The EPOSTATUS task allows a status stage to be initiated, and the EPOSTALL task allows stalling further traffic (data or status stage) on the control endpoint.

Events

The STARTED event confirms that the values of the .PTR and .MAXCNT registers of the endpoints flagged in register EPSTATUS have been captured. Those can then be modified by software for the next transfer.

Events ENDEPIN[n], ENDEPOUT[n] (n=0..7), ENDISOIN, and ENDISOOUT events indicate that the entire buffer has been consumed. The buffer can be accessed safely by the software.

Only a single EasyDMA transfer can take place in USBD at any time. Software must ensure that tasks STARTEPIN[n] (n=0..7), STARTISOIN, STARTEPOUT[n] (n=0..7), or STARTISOOUT are not triggered before events ENDEPIN[n] (n=0..7), ENDISOIN, ENDEPOUT[n] (n=0..7), or ENDISOOUT are received from an ongoing transfer.

The EPDATA event indicates that a successful (acknowledged) data transaction has occurred on the data endpoint(s) flagged in register EPDATASTATUS. A successful (acknowledged) data transaction on endpoint 0 is signalled by the EPODATADONE event.

At any time a USBEVENT event may be sent, with details provided in EVENTCAUSE register.

The EPOSETUP event indicates that a SETUP token has been received on the control endpoint 0, and that the setup data is available in the setup data registers.

6.35.9 Control transfers

The USB specification mandates every USB device to implement endpoint 0 IN and OUT as control endpoints.

A control transfer consists of two or three stages:

- Setup stage
- Data stage (optional)
- Status stage

Each control transfer can be one of following types:

- Control read
- · Control read no data
- Control write
- Control write no data

An EPOSETUP event indicates that the data in the setup stage (following the SETUP token) is available in registers.



The data in the data stage (following the IN or OUT token) is transferred from or to the desired location using EasyDMA.

The control endpoint buffer can be of any size.

After receiving the SETUP token, the USB controller will not accept (NAK) any incoming IN or OUT tokens until the software has finished decoding the command, determined the type of transfer, and prepared for the next stage (data or status) appropriately.

The software can stall a command when in the data and status stages, through the EPOSTALL task, when the command is not supported or if its wValue, wIndex or wLength parameters are wrong. The following shows a stalled control read transfer, but the same mechanism (tasks) applies to stalling a control write transfer.




Figure 203: Control read gets stalled

See the USB 2.0 Specification and relevant class specifications for rules on stalling commands.

Note: The USBD peripheral handles the SetAddress transfer by itself. As a consequence, the software shall not process this command other than updating its state machine (see Device state diagram), nor initiate a status stage. If necessary, the address assigned by the host can be read out from the USBADDR register after the command has been processed.

6.35.9.1 Control read transfer

This section describes how the software behaves when responding to a control read transfer.

As mentioned earlier, the USB controller will not accept (NAK) any incoming IN tokens until software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

For a control read, transferring the data from memory into USBD will trigger a valid, acknowledged (ACK) IN transaction on USB.

The software has to prepare EasyDMA by pointing to the buffer containing the data to be transferred. If no other EasyDMA transfers are on-going with USBD, the software can send the STARTEPINO task, which will initiate the data transfer and transaction on USB.

A STARTED event (with EPINO bit set in the EPSTATUS register) will be generated as soon as the EPIN[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.

NORDIC*

An ENDEPIN[0] event will be generated when the data has been transferred from memory to the USBD peripheral.

Finally, an EPODATADONE event will be generated when the data has been transmitted over USB and acknowledged by the host.

The software can then either prepare and transmit the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task.




Figure 204: Control read transfer

It is possible to enable a shortcut from the EPODATADONE event to the EPOSTATUS task, typically if the data stage is expected to take a single transfer. If there is no data stage, the software can initiate the status stage through the EPOSTATUS task right away, as as shown in the following figure.




Figure 205: Control read no data transfer

6.35.9.2 Control write transfer

This section describes how the software responds to a control write transfer.

The software has to prepare EasyDMA by pointing to the buffer in memory that shall contain the incoming data. If no other EasyDMA transfers are ongoing with USBD, the software can then send the EPORCVOUT task, which will make USBD acknowledge (ACK) the first OUT+DATA transaction from the host.

An EPODATADONE event will be generated when a new OUT+DATA has been transmitted over USB, and is about to get acknowledged by the device.

After receiving the first transaction, a STARTED event (the EPOUT0 bit set in the EPSTATUS register) is generated when the EPOUT[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.



An ENDEPOUT[0] event will be generated when the data has been transferred from the USBD peripheral to memory. The software can then either prepare to receive the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task. Until then, further incoming OUT +DATA transactions get a NAK response by the device.




Figure 206: Control write transfer




Figure 207: Control write no data transfer

6.35.10 Bulk and interrupt transactions

The USBD peripheral implements seven pairs of bulk/interrupt endpoints.

The bulk/interrupt endpoints have a fixed USB endpoint number, summarized in the following table.

Bulk endpoint #	USB IN endpoint	USB OUT endpoint
[1]	0x81	0x01
[2]	0x82	0x02
[3]	0x83	0x03
[4]	0x84	0x04
[5]	0x85	0x05
[6]	0x86	0x06
[7]	0x87	0x07

Table 58: Bulk/interrupt endpoint numbering

A bulk/interrupt transaction consists of a single data stage. Two consecutive, successful transactions are distinguished through alternating leading process ID (PID): DATA0 follows DATA1, DATA1 follows DATA0, etc. A repeated transaction is detected by re-using the same PID as previous transaction, i.e DATA0 follows DATA0, or DATA1 follows DATA1.

The USBD controller automatically toggles DATA0/DATA1 PIDs for every bulk/interrupt transaction.

NORDIC*
SEMICONDUCTOR

If incoming data is corrupted (CRC does not match), the USBD controller automatically prevents DATAO/DATA1 from toggling, to request the host to resend the data.

In some specific cases, the software may want to force a data toggle (usually reset) on a specific IN endpoint, or force the expected toggle on an OUT endpoint, for instance as a consequence of the host issuing ClearFeature, SetInterface, or selecting an alternate setting. Controlling the data toggle of data IN or OUT endpoint n (n=1..7) is done through register DTOGGLE.

The bulk/interrupt transaction in USB full-speed can be of any size up to 64 bytes. It must be a multiple of four bytes and 32-bit aligned in memory.

When the USB transaction has completed, an EPDATA event is generated. Until new data has been transferred by EasyDMA from memory to the USBD peripheral (signalled by the ENDEPIN[n] event), the hardware will automatically respond with NAK to all incoming IN tokens. Software has to configure and start the EasyDMA transfer once it is ready to send more data.

Each IN or OUT data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the SetConfig command.

A disabled data endpoint will not respond to any traffic from the host. An enabled data endpoint will normally respond NAK or ACK (depending on the readiness of the buffers), or STALL (if configured in register EPSTALL), in which case the endpoint is asked to halt. The halted (or not) state of a given endpoint can be read back from register HALTED.EPIN[n] or HALTED.EPOUT[n]. The format of the returned 16-bit value can be copied as is, as a response to a GetStatusEndpoint request from the host.

Enabling or disabling an endpoint will not change its halted state. However, a USB reset will disable and clear the halted state of all data endpoints.

The control endpoint 0 IN and OUT can also be enabled and/or halted using the same mechanisms, but due to USB specification, receiving a SETUP will override its state.

6.35.10.1 Bulk and interrupt IN transaction

The host issues IN tokens to receive bulk/interrupt data. In order to send data, the software has to enable the endpoint and prepare an EasyDMA transfer on the desired endpoint.

Bulk/interrupt IN endpoints are enabled or disabled through their respective INn bit (n=1..7) in EPINEN register.

It is also possible to stall or resume communication on an endpoint through the EPSTALL register.




Figure 208: Bulk/interrupt IN transaction



It is possible (and in some situations it is required) to respond to an IN token with a zero-length data packet.

Note: On many USB hosts, not responding (DATA+ACK or NAK) to three IN tokens on an interrupt endpoint would have the host disable that endpoint as a consequence. Re-enumerating the device (unplug-replug) may be required to restore functionality. Make sure that the relevant data endpoints are enabled for normal operation as soon as the device gets configured through a **SetConfig** request.

6.35.10.2 Bulk and interrupt OUT transaction

When the host wants to transmit bulk/interrupt data, it issues an OUT token (packet) followed by a DATA packet on a given endpoint n (n=1..7).

A NAK is returned until the software writes any value to register SIZE.EPOUT[n], indicating that the content of the local buffer can be overwritten. Upon receiving the next OUT+DATA transaction, an ACK is returned to the host while an EPDATA event is generated (and the EPDATASTATUS register flags are set to indicate on which endpoint this happened). Once the EasyDMA is prepared and enabled, by writing the EPOUT[n] registers and triggering the STARTEPOUT[n] task, the incoming data will be transferred to memory. Until that transfer is finished, the hardware will automatically NAK any other incoming OUT+DATA packets. Only when the EasyDMA transfer is done (signalled by the ENDEPOUT[n] event), or as soon as any values are written by the software in register SIZE.EPOUT[n], the endpoint n will accept incoming OUT+DATA again.

It is allowed for the host to send zero-length data packets.

Bulk/interrupt OUT endpoints are enabled or disabled through their respective OUTn bit (n=1..7) in the EPOUTEN register. It is also possible to stall or resume communication on an endpoint through the EPSTALL register.




Figure 209: Bulk/interrupt OUT transaction

6.35.11 Isochronous transactions

The USBD peripheral implements isochronous (ISO) endpoints.

The ISO endpoints have a fixed USB endpoint number, summarized in the following table.

ISO endpoint #	USB IN endpoint	USB OUT endpoint
[0]	0x88	0x08

Table 59: Isochronous endpoint numbering

An isochronous transaction consists of a single, non-acknowledged data stage. The host sends out a start of frame at a regular interval (1 ms), and data follows IN or OUT tokens within each frame.



EasyDMA allows transferring ISO data directly from and to memory. EasyDMA transfers must be initiated by the software, which can synchronize with the SOF (start of frame) events.

Because the timing of the start of frame is very accurate, the SOF event can be used for jobs such as synchronizing a local timer through the SOF event and PPI. The SOF event gets synchronized to the 16 MHz clock prior to being made available to the PPI.

Every start of frame increments a free-running counter, which can be read by software through the FRAMECNTR register.

Each IN or OUT ISO data endpoint has to be explicitly enabled by software through register EPINEN or EPOUTEN, according to the configuration declared by the device and selected by the host through the SetConfig command. A disabled ISO IN data endpoint will not respond to any traffic from the host. A disabled ISO OUT data endpoint will ignore any incoming traffic from the host.

The USBD peripheral has an internal 1 kB buffer associated with ISO endpoints. The user can either allocate the full amount to the IN or the OUT endpoint, or split the buffer allocation between the two using register ISOSPLIT.

The internal buffer also sets the maximum size of the ISO OUT and ISO IN transfers: 1023 bytes when the full buffer is dedicated to either ISO OUT or ISO IN, and half when the buffer is split between the two.

6.35.11.1 Isochronous IN transaction

When the host wants to receive isochronous (ISO) data, it issues an IN token on the isochronous endpoint.

After the data has been transferred using the EasyDMA, the USB controller on the isochronous IN endpoint responds to the IN token with the transferred data using the ISOIN.MAXCNT for the size of the packet.

The ISO IN data endpoint has to be explicitly enabled by software through the ISOINO bit in register EPINEN.

When an ISO IN endpoint is enabled and no data transferred with EasyDMA, the response of the USBD depends on the setting of the RESPONSE field in register ISOINCONFIG. It can either provide no response to an IN token or respond with a zero-length data.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an ISO IN transfer in USB full-speed is 1023 bytes. The data buffer has to be a multiple of 4 bytes 32-bit aligned in memory. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes, if not shared with an OUT ISO endpoint).




Figure 210: Isochronous IN transfer



6.35.11.2 Isochronous OUT transaction

When the host wants to send isochronous (ISO) data, it issues an OUT token on the isochronous endpoint, followed by data.

The ISO OUT data endpoint has to be explicitly enabled by software through the ISOOUT0 bit in register EPOUTEN.

The amount of last received ISO OUT data is provided in the SIZE.ISOOUT register. Software shall interpret the ZERO and SIZE fields as presented in the following table.

ZERO	SIZE	Last received data size
Normal	0	No data received at all
Normal	11023	11023 bytes of data received
ZeroData	(not of interest)	Zero-length data packet received

Table 60: ISO OUT incoming data size

When EasyDMA is prepared and started, triggering a STARTISOOUT task initiates an EasyDMA transfer to memory. Software shall synchronize ISO OUT transfers with the SOF events. EasyDMA uses the address in ISOOUT.PTR and size in ISOOUT.MAXCNT for every new transfer.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an isochronous OUT transfer in USB full-speed is 1023 bytes. The data buffer has to be a multiple of 4 bytes and 32-bit aligned in Data RAM. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes if not shared with an IN ISO endpoint).

If the last received ISO data packet is corrupted (wrong CRC), the USB controller generates an USBEVENT event (at the same time as SOF) and indicates a CRC error on ISOOUTCRC in register EVENTCAUSE. EasyDMA will transfer the data anyway if it has been set up properly.




Figure 211: Isochronous OUT transfer



6.35.12 USB register access limitations

Some of the registers in USBD cannot be accessed in specific conditions.

This may be the case when USBD is not enabled (using the ENABLE register) and ready (signalled by the READY bit in EVENTCAUSE after a USBEVENT event), or when USBD is in low power mode while the USB bus is suspended.

Triggering any tasks, including the tasks triggered through the PPI, is affected by this behavior. In addition, the following registers are affected:

- HALTED.EPIN[0..7]
- HALTED.EPOUT[0..7]
- USBADDR
- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH
- WLENGTHL
- WLENGTHH
- SIZE.EPOUT[0..7]
- SIZE.ISOOUT
- USBPULLUP
- DTOGGLE
- EPINEN
- EPOUTEN
- EPSTALL
- ISOSPLIT
- FRAMECNTR

6.35.13 Registers

Instances

Instance	Base address	Description
USBD	0x40027000	Universal serial bus device

Register overview

Register	Offset	Description
TASKS_STARTEPIN[0]	0x004	Captures the EPIN[0].PTR and EPIN[0].MAXCNT registers values, and enables endpoint IN 0 to
		respond to traffic from host
TASKS_STARTEPIN[1]	0x008	Captures the EPIN[1].PTR and EPIN[1].MAXCNT registers values, and enables endpoint IN 1 to
		respond to traffic from host
TASKS_STARTEPIN[2]	0x00C	Captures the EPIN[2].PTR and EPIN[2].MAXCNT registers values, and enables endpoint IN 2 to
		respond to traffic from host
TASKS_STARTEPIN[3]	0x010	Captures the EPIN[3].PTR and EPIN[3].MAXCNT registers values, and enables endpoint IN 3 to
		respond to traffic from host
TASKS_STARTEPIN[4]	0x014	Captures the EPIN[4].PTR and EPIN[4].MAXCNT registers values, and enables endpoint IN 4 to
		respond to traffic from host



Register	Offset	Description
TASKS_STARTEPIN[5]	0x018	Captures the EPIN[5].PTR and EPIN[5].MAXCNT registers values, and enables endpoint IN 5 to
		respond to traffic from host
TASKS_STARTEPIN[6]	0x01C	Captures the EPIN[6].PTR and EPIN[6].MAXCNT registers values, and enables endpoint IN 6 to
		respond to traffic from host
TASKS_STARTEPIN[7]	0x020	Captures the EPIN[7].PTR and EPIN[7].MAXCNT registers values, and enables endpoint IN 7 to
		respond to traffic from host
TASKS_STARTISOIN	0x024	Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO
		endpoint
TASKS_STARTEPOUT[0]	0x028	Captures the EPOUT[0].PTR and EPOUT[0].MAXCNT registers values, and enables endpoint 0 to
		respond to traffic from host
TASKS_STARTEPOUT[1]	0x02C	Captures the EPOUT[1].PTR and EPOUT[1].MAXCNT registers values, and enables endpoint 1 to
		respond to traffic from host
TASKS_STARTEPOUT[2]	0x030	Captures the EPOUT[2].PTR and EPOUT[2].MAXCNT registers values, and enables endpoint 2 to
		respond to traffic from host
TASKS_STARTEPOUT[3]	0x034	Captures the EPOUT[3].PTR and EPOUT[3].MAXCNT registers values, and enables endpoint 3 to
		respond to traffic from host
TASKS_STARTEPOUT[4]	0x038	Captures the EPOUT[4].PTR and EPOUT[4].MAXCNT registers values, and enables endpoint 4 to
		respond to traffic from host
TASKS_STARTEPOUT[5]	0x03C	Captures the EPOUT[5].PTR and EPOUT[5].MAXCNT registers values, and enables endpoint 5 to
		respond to traffic from host
TASKS_STARTEPOUT[6]	0x040	Captures the EPOUT[6].PTR and EPOUT[6].MAXCNT registers values, and enables endpoint 6 to
		respond to traffic from host
ASKS_STARTEPOUT[7]	0x044	Captures the EPOUT[7].PTR and EPOUT[7].MAXCNT registers values, and enables endpoint 7 to
		respond to traffic from host
TASKS_STARTISOOUT	0x048	Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on
		ISO endpoint
TASKS_EPORCVOUT	0x04C	Allows OUT data stage on control endpoint 0
ASKS_EPOSTATUS	0x050	Allows status stage on control endpoint 0
ASKS_EPOSTALL	0x054	Stalls data and status stage on control endpoint 0
ASKS_DPDMDRIVE	0x058	Forces D+ and D- lines into the state defined in the DPDMVALUE register
TASKS_DPDMNODRIVE	0x05C	Stops forcing D+ and D- lines into any state (USB engine takes control)
EVENTS_USBRESET	0x100	Signals that a USB reset condition has been detected on USB lines
EVENTS_STARTED	0x104	Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT
		registers have been captured on all endpoints reported in the EPSTATUS register
EVENTS_ENDEPIN[0]	0x108	The whole EPIN[0] buffer has been consumed. The buffer can be accessed safely by software.
VENTS_ENDEPIN[1]	0x10C	The whole EPIN[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[2]	0x110	The whole EPIN[2] buffer has been consumed. The buffer can be accessed safely by software.
VENTS_ENDEPIN[3]	0x114	The whole EPIN[3] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[4]	0x118	The whole EPIN[4] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[5]	0x11C	The whole EPIN[5] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[6]	0x120	The whole EPIN[6] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[7]	0x124	The whole EPIN[7] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_EPODATADONE	0x128	An acknowledged data transfer has taken place on the control endpoint
EVENTS_ENDISOIN	0x12C	The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[0]	0x130	The whole EPOUT[0] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[1]	0x134	The whole EPOUT[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[2]	0x138	The whole EPOUT[2] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[3]	0x13C	The whole EPOUT[3] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[4]	0x140	The whole EPOUT[4] buffer has been consumed. The buffer can be accessed safely by software.
		The whole CDOUT(C) buffer has been consumed. The buffer can be accessed safely by software
EVENTS_ENDEPOUT[5]	0x144	The whole EPOUT[5] buffer has been consumed. The buffer can be accessed safely by software.
	0x144 0x148	The whole EPOUT[6] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[5] EVENTS_ENDEPOUT[6] EVENTS_ENDEPOUT[7]		



Register	Offset	Description
EVENTS_SOF	0x154	Signals that a SOF (start of frame) condition has been detected on USB lines
EVENTS_USBEVENT	0x158	An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.
EVENTS_EPOSETUP	0x15C	A valid SETUP token has been received (and acknowledged) on the control endpoint
EVENTS_EPDATA	0x160	A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVENTCAUSE	0x400	Details on what caused the USBEVENT event
HALTED.EPIN[0]	0x420	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[1]	0x424	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[2]	0x428	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[3]	0x42C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[4]	0x430	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[5]	0x434	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[6]	0x438	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[7]	0x43C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[0]	0x444	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[1]	0x448	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[2]	0x44C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[3]	0x450	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[4]	0x454	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[5]	0x458	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[6]	0x45C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[7]	0x460	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
EPSTATUS	0x468	Provides information on which endpoint's EasyDMA registers have been captured
EPDATASTATUS	0x46C	Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)
USBADDR	0x470	Device USB address
BMREQUESTTYPE	0x480	SETUP data, byte 0, bmRequestType
BREQUEST	0x484	SETUP data, byte 1, bRequest
WVALUEL	0x488	SETUP data, byte 2, LSB of wValue
WVALUEH	0x48C	SETUP data, byte 3, MSB of wValue
WINDEXL	0x490	SETUP data, byte 4, LSB of windex
WINDEXH	0x494	SETUP data, byte 5, MSB of windex
WLENGTHL	0x498	SETUP data, byte 6, LSB of wLength
WLENGTHH	0x49C	SETUP data, byte 7, MSB of wLength
SIZE.EPOUT[0]	0x4A0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[1]	0x4A4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[2]	0x4A8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[3]	0x4AC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[4]	0x4B0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[5]	0x4B4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[6]	0x4B8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[7]	0x4BC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.ISOOUT	0x4C0	Number of bytes received last on this ISO OUT data endpoint
ENABLE	0x500	Enable USB
USBPULLUP	0x504	Control of the USB pull-up
DPDMVALUE	0x508	State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts
	0500	the control of the lines to MAC IP (no forcing).
DTOGGLE	0x50C	Data toggle control and status
EPINEN	0x510	Endpoint IN enable
	5510	



Register	Offset	Description
EPOUTEN	0x514	Endpoint OUT enable
EPSTALL	0x518	STALL endpoints
ISOSPLIT	0x51C	Controls the split of ISO buffers
FRAMECNTR	0x520	Returns the current value of the start of frame counter
LOWPOWER	0x52C	Controls USBD peripheral low power mode during USB suspend
ISOINCONFIG	0x530	Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent
EPIN[0].PTR	0x600	Data pointer
EPIN[0].MAXCNT	0x604	Maximum number of bytes to transfer
EPIN[0].AMOUNT	0x608	Number of bytes transferred in the last transaction
EPIN[1].PTR	0x614	Data pointer
EPIN[1].MAXCNT	0x618	Maximum number of bytes to transfer
EPIN[1].AMOUNT	0x61C	Number of bytes transferred in the last transaction
EPIN[2].PTR	0x628	Data pointer
EPIN[2].MAXCNT	0x62C	Maximum number of bytes to transfer
EPIN[2].AMOUNT	0x630	Number of bytes transferred in the last transaction
EPIN[3].PTR	0x63C	Data pointer
EPIN[3].MAXCNT	0x640	Maximum number of bytes to transfer
EPIN[3].AMOUNT	0x644	Number of bytes transferred in the last transaction
EPIN[4].PTR	0x650	Data pointer
EPIN[4].MAXCNT	0x654	Maximum number of bytes to transfer
EPIN[4].AMOUNT	0x658	Number of bytes transferred in the last transaction
EPIN[5].PTR	0x664	Data pointer
EPIN[5].MAXCNT	0x668	Maximum number of bytes to transfer
EPIN[5].AMOUNT	0x66C	Number of bytes transferred in the last transaction
EPIN[6].PTR	0x678	Data pointer
EPIN[6].MAXCNT	0x67C	Maximum number of bytes to transfer
EPIN[6].AMOUNT	0x680	Number of bytes transferred in the last transaction
EPIN[7].PTR	0x68C	Data pointer
EPIN[7].MAXCNT	0x690	Maximum number of bytes to transfer
EPIN[7].AMOUNT	0x694	Number of bytes transferred in the last transaction
ISOIN.PTR	0x6A0	Data pointer
ISOIN.MAXCNT	0x6A4	Maximum number of bytes to transfer
ISOIN.AMOUNT	0x6A8	Number of bytes transferred in the last transaction
EPOUT[0].PTR	0x700	Data pointer
EPOUT[0].MAXCNT	0x704	Maximum number of bytes to transfer
EPOUT[0].AMOUNT	0x708	Number of bytes transferred in the last transaction
EPOUT[1].PTR	0x714	Data pointer
EPOUT[1].MAXCNT	0x718	Maximum number of bytes to transfer
EPOUT[1].AMOUNT	0x71C	Number of bytes transferred in the last transaction
EPOUT[2].PTR	0x728	Data pointer
EPOUT[2].MAXCNT	0x72C	Maximum number of bytes to transfer
EPOUT[2].AMOUNT	0x730	Number of bytes transferred in the last transaction
EPOUT[3].PTR	0x73C	Data pointer
EPOUT[3].MAXCNT	0x740	Maximum number of bytes to transfer
EPOUT[3].AMOUNT	0x744	Number of bytes transferred in the last transaction
EPOUT[4].PTR	0x750	Data pointer
EPOUT[4].MAXCNT	0x754	Maximum number of bytes to transfer
EPOUT[4].AMOUNT	0x758	Number of bytes transferred in the last transaction
EPOUT[5].PTR	0x764	Data pointer
EPOUT[5].MAXCNT	0x768	Maximum number of bytes to transfer
EPOUT[5].AMOUNT	0x76C	Number of bytes transferred in the last transaction
EPOUT[6].PTR	0x778	Data pointer




Register	Offset	Description
EPOUT[6].AMOUNT	0x780	Number of bytes transferred in the last transaction
EPOUT[7].PTR	0x78C	Data pointer
EPOUT[7].MAXCNT	0x790	Maximum number of bytes to transfer
EPOUT[7].AMOUNT	0x794	Number of bytes transferred in the last transaction
ISOOUT.PTR	0x7A0	Data pointer
ISOOUT.MAXCNT	0x7A4	Maximum number of bytes to transfer
ISOOUT.AMOUNT	0x7A8	Number of bytes transferred in the last transaction

6.35.13.1 TASKS STARTEPIN[0]

Address offset: 0x004


Captures the EPIN[0].PTR and EPIN[0].MAXCNT registers values, and enables endpoint IN 0 to respond to traffic from host



6.35.13.2 TASKS_STARTEPIN[1]

Address offset: 0x008


Captures the EPIN[1].PTR and EPIN[1].MAXCNT registers values, and enables endpoint IN 1 to respond to traffic from host



6.35.13.3 TASKS STARTEPIN[2]

Address offset: 0x00C

Captures the EPIN[2].PTR and EPIN[2].MAXCNT registers values, and enables endpoint IN 2 to respond to traffic from host








6.35.13.4 TASKS_STARTEPIN[3]

Address offset: 0x010


Captures the EPIN[3].PTR and EPIN[3].MAXCNT registers values, and enables endpoint IN 3 to respond to traffic from host



6.35.13.5 TASKS_STARTEPIN[4]

Address offset: 0x014


Captures the EPIN[4].PTR and EPIN[4].MAXCNT registers values, and enables endpoint IN 4 to respond to traffic from host



6.35.13.6 TASKS STARTEPIN[5]

Address offset: 0x018

Captures the EPIN[5].PTR and EPIN[5].MAXCNT registers values, and enables endpoint IN 5 to respond to traffic from host




6.35.13.7 TASKS STARTEPIN[6]

Address offset: 0x01C

Captures the EPIN[6].PTR and EPIN[6].MAXCNT registers values, and enables endpoint IN 6 to respond to traffic from host






6.35.13.8 TASKS_STARTEPIN[7]

Address offset: 0x020


Captures the EPIN[7].PTR and EPIN[7].MAXCNT registers values, and enables endpoint IN 7 to respond to traffic from host



6.35.13.9 TASKS_STARTISOIN

Address offset: 0x024


Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint



6.35.13.10 TASKS STARTEPOUT[0]

Address offset: 0x028

Captures the EPOUT[0].PTR and EPOUT[0].MAXCNT registers values, and enables endpoint 0 to respond to traffic from host




6.35.13.11 TASKS_STARTEPOUT[1]

Address offset: 0x02C




Captures the EPOUT[1].PTR and EPOUT[1].MAXCNT registers values, and enables endpoint 1 to respond to traffic from host



6.35.13.12 TASKS STARTEPOUT[2]

Address offset: 0x030


Captures the EPOUT[2].PTR and EPOUT[2].MAXCNT registers values, and enables endpoint 2 to respond to traffic from host



6.35.13.13 TASKS STARTEPOUT[3]

Address offset: 0x034

Captures the EPOUT[3].PTR and EPOUT[3].MAXCNT registers values, and enables endpoint 3 to respond to traffic from host




6.35.13.14 TASKS STARTEPOUT[4]

Address offset: 0x038

Captures the EPOUT[4].PTR and EPOUT[4].MAXCNT registers values, and enables endpoint 4 to respond to traffic from host






6.35.13.15 TASKS_STARTEPOUT[5]

Address offset: 0x03C


Captures the EPOUT[5].PTR and EPOUT[5].MAXCNT registers values, and enables endpoint 5 to respond to traffic from host



6.35.13.16 TASKS STARTEPOUT[6]

Address offset: 0x040


Captures the EPOUT[6].PTR and EPOUT[6].MAXCNT registers values, and enables endpoint 6 to respond to traffic from host



6.35.13.17 TASKS STARTEPOUT[7]

Address offset: 0x044

Captures the EPOUT[7].PTR and EPOUT[7].MAXCNT registers values, and enables endpoint 7 to respond to traffic from host








6.35.13.18 TASKS_STARTISOOUT

Address offset: 0x048


Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint



6.35.13.19 TASKS_EPORCVOUT

Address offset: 0x04C


Allows OUT data stage on control endpoint 0



6.35.13.20 TASKS EPOSTATUS

Address offset: 0x050


Allows status stage on control endpoint 0



6.35.13.21 TASKS_EPOSTALL

Address offset: 0x054

Stalls data and status stage on control endpoint 0








6.35.13.22 TASKS_DPDMDRIVE

Address offset: 0x058


Forces D+ and D- lines into the state defined in the DPDMVALUE register



6.35.13.23 TASKS DPDMNODRIVE

Address offset: 0x05C


Stops forcing D+ and D- lines into any state (USB engine takes control)



6.35.13.24 EVENTS_USBRESET

Address offset: 0x100

Signals that a USB reset condition has been detected on USB lines



6.35.13.25 EVENTS_STARTED

Address offset: 0x104

Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register




Bit nu	umber			31	30 2	9 28	3 27	26	25	24	23	22 :	21 2	20 1	9 18	8 17	7 16	15	5 14	13	3 12	11	10	9	8	7	6	5 4	4 3	3 2	1	0
ID																																Α
Reset	t 0x0000	00000		0	0 0	0	0	0	0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0
ID																																
Α	RW	EVENTS_STARTED									Cor	nfirr	ns tl	hat	the	EPI	N[n].P	TR a	and	EP	N[r	n].N	1AX	CNT	, or	EPO	TUC	[n].	PTR	an	d
											EPC	DUT	[n].l	MA	XCN	T re	gis	ters	s ha	ve	bee	n c	aptı	ured	d or	all	enc	lpoi	nts	rep	orte	b
											in t	he I	PST	ΓΑΤ	JS r	egis	ter															
			NotGenerated	0							Eve	nt r	ot g	gene	erat	ed																
			Generated	1							Eve	nt g	ene	erate	ed																	

6.35.13.26 EVENTS_ENDEPIN[0]

Address offset: 0x108


The whole EPIN[0] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.27 EVENTS ENDEPIN[1]

Address offset: 0x10C


The whole EPIN[1] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.28 EVENTS ENDEPIN[2]

Address offset: 0x110

The whole EPIN[2] buffer has been consumed. The buffer can be accessed safely by software.








6.35.13.29 EVENTS_ENDEPIN[3]

Address offset: 0x114


The whole EPIN[3] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.30 EVENTS_ENDEPIN[4]

Address offset: 0x118


The whole EPIN[4] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.31 EVENTS ENDEPIN[5]

Address offset: 0x11C

The whole EPIN[5] buffer has been consumed. The buffer can be accessed safely by software.




6.35.13.32 EVENTS_ENDEPIN[6]

Address offset: 0x120

The whole EPIN[6] buffer has been consumed. The buffer can be accessed safely by software.






6.35.13.33 EVENTS ENDEPIN[7]

Address offset: 0x124


The whole EPIN[7] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.34 EVENTS_EPODATADONE

Address offset: 0x128


An acknowledged data transfer has taken place on the control endpoint



6.35.13.35 EVENTS ENDISOIN

Address offset: 0x12C

The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.








6.35.13.36 EVENTS_ENDEPOUT[0]

Address offset: 0x130


The whole EPOUT[0] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.37 EVENTS_ENDEPOUT[1]

Address offset: 0x134


The whole EPOUT[1] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.38 EVENTS ENDEPOUT[2]

Address offset: 0x138

The whole EPOUT[2] buffer has been consumed. The buffer can be accessed safely by software.




6.35.13.39 EVENTS_ENDEPOUT[3]

Address offset: 0x13C

The whole EPOUT[3] buffer has been consumed. The buffer can be accessed safely by software.








6.35.13.40 EVENTS ENDEPOUT[4]

Address offset: 0x140


The whole EPOUT[4] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.41 EVENTS_ENDEPOUT[5]

Address offset: 0x144


The whole EPOUT[5] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.42 EVENTS_ENDEPOUT[6]

Address offset: 0x148

The whole EPOUT[6] buffer has been consumed. The buffer can be accessed safely by software.








6.35.13.43 EVENTS_ENDEPOUT[7]

Address offset: 0x14C


The whole EPOUT[7] buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.44 EVENTS_ENDISOOUT

Address offset: 0x150


The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.



6.35.13.45 EVENTS SOF

Address offset: 0x154

Signals that a SOF (start of frame) condition has been detected on USB lines




6.35.13.46 EVENTS USBEVENT

Address offset: 0x158

An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.






6.35.13.47 EVENTS EPOSETUP

Address offset: 0x15C


A valid SETUP token has been received (and acknowledged) on the control endpoint



6.35.13.48 EVENTS EPDATA

Address offset: 0x160


A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register



6.35.13.49 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks







Bit nu	ımber			31	30 29	28	27 26	5 25 2	24 2	23 22	2 21	20 1	9 18	17 1	16 1	5 14	13	12 1	1 10	9	8	7	6	5 4	3	2	1	0
ID																								Е	D	С	В	Α
Reset	0x000	00000		0	0 0	0	0 0	0	0	0 0	0	0 (0 0	0	0 0	0	0	0 (0	0	0	0	0	0 0	0	0	0	0
ID																												
С	RW	EPODATADONE_EPO	STATUS						S	hor	tcut	betw	een (even	t EP	0DA	TAD	ONE	and	tas	k EP	0S1	ATU	S				_
			Disabled	0						Disab	ole sl	horto	ut															
			Enabled	1					Е	Enab	le sh	ortc	ut															
D	RW	ENDEPOUTO_EPOST	ATUS						S	hor	tcut	betw	een (even	t EN	DEP	OUT	Γ[0] a	and 1	task	EP()ST/	ATU:	5				
			Disabled	0					0	Disab	ole sl	horto	ut															
			Enabled	1					E	Enab	le sh	ortc	ut															
E	RW	ENDEPOUTO_EPORC	CVOUT						S	hor	tcut	betw	een (even	t EN	DEP	OUT	Γ[0] a	and t	task	EPO	ORC	νοι	ΙΤ				
			Disabled	0					[Disab	ole sl	horto	ut															
			Enabled	1					Е	Enab	le sh	ortc	ut															

6.35.13.50 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31	30 2	9 2	8 27	26	25 2	4 23	3 2:	2 21	20	19	18	17	16 :	15 :	14	13 :	12 :	11	10	9	8	7	6	5	4	3	2 :	1 0
ID									١	/ X	: W	/ V	U	Т	S	R	Q	P	0	N	M	L	K	J	1	Н	G	F	Е	D	C I	ВА
Reset	t 0x000	00000		0	0 (0 0	0 0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0
Α	RW	USBRESET								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en'	US	SBF	RES	ET								
			Disabled	0						Di	isat	ole																				
			Enabled	1						Er	nab	le																				
В	RW	STARTED								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en	ST	AR	TEC)								
			Disabled	0						Di	isak	ole																				
			Enabled	1						Er	nab	le																				
С	RW	ENDEPIN[0]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en'	ΕN	NDE	EPI	V[0]							
			Disabled	0						Di	isak	ole																				
			Enabled	1						Er	nab	le																				
D	RW	ENDEPIN[1]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en	EN	NDE	EPI	۷[1]							
			Disabled	0						Di	isak	ole																				
			Enabled	1						Er	nab	le																				
E	RW	ENDEPIN[2]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en	EN	NDE	EPI	V[2]							
			Disabled	0						Di	isak	ole																				
			Enabled	1						Er	nab	le																				
F	RW	ENDEPIN[3]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en'	EN	NDE	EPI	V[3]							
			Disabled	0						Di	isal	ole																				
			Enabled	1						Er	nab	le																				
G	RW	ENDEPIN[4]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en	EN	NDE	EPI	۷[4]							
			Disabled	0						Di	isal	ole																				
			Enabled	1						Er	nab	le																				
Н	RW	ENDEPIN[5]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en'	EN	NDE	EPI	N[5]							
			Disabled	0						Di	isal	ole																				
			Enabled	1						Er	nab	le																				
I	RW	ENDEPIN[6]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en	ΕN	NDE	EPII	۷[6]							
			Disabled	0						Di	isal	ole																				
			Enabled	1						Er	nab	le																				
J	RW	ENDEPIN[7]								Er	nab	le o	r dis	sable	e in	ter	rupt	fo	r ev	en'	EN	NDE	EPII	۷[7]							
			Disabled	0						Di	isak	ole																				
			Enabled	1						Er	nab	le																				



Bit nu	ımber			31 30 29 2	28 27 2	26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID							Y X W V U T S R Q P O N M L K J I H G F E D C B .
Reset	0x000	00000		0 0 0	0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID							
К	RW	EPODATADONE					Enable or disable interrupt for event EPODATADONE
			Disabled	0			Disable
			Enabled	1			Enable
L	RW	ENDISOIN					Enable or disable interrupt for event ENDISOIN
			Disabled	0			Disable
			Enabled	1			Enable
М	RW	ENDEPOUT[0]					Enable or disable interrupt for event ENDEPOUT[0]
			Disabled	0			Disable
			Enabled	1			Enable
N	RW	ENDEPOUT[1]					Enable or disable interrupt for event ENDEPOUT[1]
			Disabled	0			Disable
			Enabled	1			Enable
0	RW	ENDEPOUT[2]					Enable or disable interrupt for event ENDEPOUT[2]
			Disabled	0			Disable
_			Enabled	1			Enable
Р	RW	ENDEPOUT[3]					Enable or disable interrupt for event ENDEPOUT[3]
			Disabled	0			Disable
0	D)A/	ENDEROUT[4]	Enabled	1			Enable
Q	RW	ENDEPOUT[4]	Disabled	0			Enable or disable interrupt for event ENDEPOUT[4] Disable
			Enabled	1			Enable
R	RW	ENDEPOUT[5]	Lilabica	•			Enable or disable interrupt for event ENDEPOUT[5]
		ENDER 001[3]	Disabled	0			Disable
			Enabled	1			Enable
S	RW	ENDEPOUT[6]					Enable or disable interrupt for event ENDEPOUT[6]
			Disabled	0			Disable
			Enabled	1			Enable
Т	RW	ENDEPOUT[7]					Enable or disable interrupt for event ENDEPOUT[7]
			Disabled	0			Disable
			Enabled	1			Enable
U	RW	ENDISOOUT					Enable or disable interrupt for event ENDISOOUT
			Disabled	0			Disable
			Enabled	1			Enable
V	RW	SOF					Enable or disable interrupt for event SOF
			Disabled	0			Disable
			Enabled	1			Enable
W	RW	USBEVENT					Enable or disable interrupt for event USBEVENT
			Disabled	0			Disable
			Enabled	1			Enable
X	RW	EPOSETUP					Enable or disable interrupt for event EPOSETUP
			Disabled	0			Disable
		EDD AT:	Enabled	1			Enable
Υ	RW	EPDATA	D: 11 1	0			Enable or disable interrupt for event EPDATA
			Disabled	0			Disable
			Enabled	1			Enable

6.35.13.51 INTENSET

Address offset: 0x304 Enable interrupt



Note	Bit nu	mber			31 30 29 28 27 26 29	5 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Note Note	ID					Υ	X W V U T S R Q P O N M L K J I H G F E D C B A
March Wite 1st to enable interrupt for event USBRISET	Reset	0x000	00000		0 0 0 0 0 0 0	0 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
With a continue con							
	A	RW	USBRESET				
Enable Set				Set	1		Enable
STATED				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
	В	RW	STARTED				Write '1' to enable interrupt for event STARTED
Enabled 1				Set	1		Enable
Set				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
	С	RW	ENDEPIN[0]				Write '1' to enable interrupt for event ENDEPIN[0]
				Set	1		Enable
No. No.				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
Disabled Disabled Enabled 1 Read: Enabled	D	RW	ENDEPIN[1]				Write '1' to enable interrupt for event ENDEPIN[1]
RW ENDEPIN[2] Set				Set	1		Enable
RW ENDEPIN[2] Set				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
	E	RW	ENDEPIN[2]				Write '1' to enable interrupt for event ENDEPIN[2]
Enabled 1				Set	1		Enable
Set				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
Disabled Disabled Disabled Read: Enabled Read: Enabl	F	RW	ENDEPIN[3]				Write '1' to enable interrupt for event ENDEPIN[3]
Read: Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[4]				Set	1		Enable
Set 1				Disabled	0		Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled H RW ENDEPIN[5] Set 1 Enable Disabled 0 Read: Enabled Finable Enabled 1 Read: Enabled Read: Enabled Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled RWITE '1' to enable interrupt for event ENDEPIN[5] RW ENDEPIN[6] Set 1 Enable Disabled 0 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Enable Disabled 1 Read: Enabled				Enabled	1		Read: Enabled
Disabled Disabled Read: Disabled Read: Enabled	G	RW	ENDEPIN[4]				Write '1' to enable interrupt for event ENDEPIN[4]
Enabled 1 Read: Enabled H RW ENDEPIN[5] Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Enable 0 Read: Disabled Enable 1 Read: Enabled RWITE '1' to enable interrupt for event ENDEPIN[5] Set 1 Enable ENDEPIN[6] Write '1' to enable interrupt for event ENDEPIN[6] Set 1 Enable Disabled 0 Read: Disabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Enable Enable 0 Read: Disabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled Enable Enabled 1 Read: Enabled				Set	1		Enable
Write '1' to enable interrupt for event ENDEPIN[5] Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[5] RW ENDEPIN[6] Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[6] Set 1 Enable Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[7] Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[7] Set 1 Enable Enable Enable 0 Read: Disabled				Disabled	0		Read: Disabled
Set				Enabled	1		Read: Enabled
RW ENDEPIN[6] Final Fi	Н	RW	ENDEPIN[5]				Write '1' to enable interrupt for event ENDEPIN[5]
Enabled 1 Read: Enabled RW ENDEPIN[6]				Set	1		Enable
RW ENDEPIN[6] Set 1 Enable Disabled 0 Read: Disabled Enable Enable Enable Disabled 1 Read: Enabled Enable Disabled 0 Read: Disabled Enable Write '1' to enable interrupt for event ENDEPIN[6] Read: Enabled Write '1' to enable interrupt for event ENDEPIN[7] Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event EPODATADONE Set 1 Enable Disabled 0 Read: Disabled Enable Disabled 0 Read: Disabled Read: Enabled Enable Disabled 1 Read: Enabled Enable Disabled 0 Read: Disabled Enabled Enabled Enabled Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Enabled Enabled Normal Properties Write '1' to enable interrupt for event ENDISOIN Read: Enabled Enabled Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDEPOUT[0]				Disabled	0		Read: Disabled
Set 1 Read: Disabled 0 Read: Disabled 0 Read: Disabled 1 Read: Enabled 1 Read: Disabled 1 Read: Disabled 1 Read: Disabled 1 Read: Enabled 1 Read: Disabled 1 Read: Enabled 1 Read: Disabled 1 Read: Enabled 2 Read: Enabled 2 Read: Enabled 2 Read: Enabled 2 Read: Enabled 3 Read				Enabled	1		Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[7] Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Set 1 Read: Enabled Write '1' to enable interrupt for event EPODATADONE Set 1 Enable Disabled 0 Read: Disabled Enable Enable Enable Write '1' to enable interrupt for event EPODATADONE Fable Enabled 1 Read: Enabled Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled Enable Note '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDEPOUT[0]	I	RW	ENDEPIN[6]				Write '1' to enable interrupt for event ENDEPIN[6]
RW ENDEPIN[7] Set 1 Enabled Read: Enabled Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPIN[7] Read: Enabled Write '1' to enable interrupt for event EPODATADONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Enable Disabled 0 Read: Disabled Enable Read: Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Mrite '1' to enable interrupt for event ENDISOIN Read: Enabled Mrite '1' to enable interrupt for event ENDISOIN Read: Enabled Mrite '1' to enable interrupt for event ENDISOIN Read: Enabled				Set	1		Enable
RW ENDEPIN[7] Set 1 Enable Disabled 0 Read: Disabled Enabled Enabled Enabled Write '1' to enable interrupt for event ENDEPIN[7] Read: Enabled Write '1' to enable interrupt for event EPODATADONE Enabled Enabled Disabled 0 Read: Disabled Enabled Disabled 1 Read: Enabled Enabled Enabled Write '1' to enable interrupt for event ENDISOIN Enabled Write '1' to enable interrupt for event ENDISOIN Enabled Read: Disabled Read: Disabled Enable Disabled 0 Read: Disabled Enable Disabled 1 Read: Enabled Read: Enabled Mrite '1' to enable interrupt for event ENDISOIN Enable Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Mrite '1' to enable interrupt for event ENDEPOUT[0]				Disabled	0		Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Set 1 Enable Disabled 0 Read: Enabled Enable Disabled 0 Read: Disabled Enable Enabled 1 Read: Enabled Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Myrite '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enable Enable Disabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Read: Disabled Enabled Enabled 1 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]				Enabled	1		Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event EPODATADONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enable Enable Enable Read: Disabled Read: Disabled Enable Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDEPOUT[0]	J	RW	ENDEPIN[7]				Write '1' to enable interrupt for event ENDEPIN[7]
RW EPODATADONE Set 1 Enabled Disabled 0 Read: Enabled Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 1 Read: Enabled Enabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDEPOUT[0]				Set	1		Enable
RW EPODATADONE Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event EPODATADONE Finabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Write '1' to enable interrupt for event ENDISOIN Write '1' to enable interrupt for event ENDEPOUT[0]				Disabled	0		Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled L RW ENDISOIN Set 1 Enable Disabled 0 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDISOIN Read: Enabled Write '1' to enable interrupt for event ENDEPOUT[0]				Enabled	1		Read: Enabled
Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Write '1' to enable interrupt for event ENDEPOUT[0]	K	RW	EPODATADONE				Write '1' to enable interrupt for event EPODATADONE
Enabled 1 Read: Enabled Write '1' to enable interrupt for event ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled MRW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]				Set	1		Enable
RW ENDISOIN Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDISOIN Write '1' to enable interrupt for event ENDEPOUT[0]				Disabled	0		Read: Disabled
Set 1 Enable Disabled 0 Read: Disabled Enabled 1 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]				Enabled	1		
Disabled 0 Read: Disabled Enabled 1 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]	L	RW	ENDISOIN				
Enabled 1 Read: Enabled M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]							
M RW ENDEPOUT[0] Write '1' to enable interrupt for event ENDEPOUT[0]							
				Enabled	1		
Set 1 Enable	М	RW	ENDEPOUT[0]				
				Set	1		Enable

884



Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					Y X W V U T S R Q P O N M L K J I H G F E D C B A
	0x000				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	ENDEPOUT[1]		_	Write '1' to enable interrupt for event ENDEPOUT[1]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	ENDEPOUT[2]			Write '1' to enable interrupt for event ENDEPOUT[2]
			Set	1	Enable
			Disabled	0	Read: Disabled
_			Enabled	1	Read: Enabled
Р	RW	ENDEPOUT[3]		_	Write '1' to enable interrupt for event ENDEPOUT[3]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	ENDEPOUT[4]			Write '1' to enable interrupt for event ENDEPOUT[4]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	ENDEPOUT[5]			Write '1' to enable interrupt for event ENDEPOUT[5]
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	ENDEPOUT[6]		_	Write '1' to enable interrupt for event ENDEPOUT[6]
			Set	1	Enable
			Disabled	0	Read: Disabled
_		5.15.55.01.15fml	Enabled	1	Read: Enabled
Т	RW	ENDEPOUT[7]	6.1		Write '1' to enable interrupt for event ENDEPOUT[7]
			Set	1	Enable
			Disabled	0	Read: Disabled
	D) A /	FNDISOCUIT	Enabled	1	Read: Enabled
U	RW	ENDISOOUT	6.1		Write '1' to enable interrupt for event ENDISOOUT
			Set	1	Enable
			Disabled Enabled	0	Read: Disabled Read: Enabled
.,	D)A/	SOF	Enabled	1	
V	RW	SOF	C-+	4	Write '1' to enable interrupt for event SOF
			Set	0	Enable Road Disabled
			Disabled		Read: Disabled Read: Enabled
\A/	D\A/	LICDEVENT	Enabled	1	
W	RW	USBEVENT	Sat	1	Write '1' to enable interrupt for event USBEVENT Enable
			Set Disabled	0	Read: Disabled
V	D\A/	EDOCETUD	Enabled	1	Read: Enabled
X	RW	EPOSETUP	Cot	1	Write '1' to enable interrupt for event EPOSETUP
			Set	1	Enable Road: Disabled
			Disabled	0	Read: Disabled
V	D) · ·	EDDATA	Enabled	1	Read: Enabled
Υ	RW	EPDATA	Cat	1	Write '1' to enable interrupt for event EPDATA
			Set	1	Enable Road Disabled
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled





6.35.13.52 INTENCLR

Address offset: 0x308


Disable interrupt

Reset	Bit nu	umber			31	30 2	9 2	8 27	7 26	5 25	24	1 23	3 2:	2 21	. 20	0 1	9 1	8 1	17 1	6 :	.5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
No.																																				
NW		t 0x000	00000		0	0 (0 (0 0	0	0																										n
A				Value ID																																
Clear																	sabl	le i	ntei	rru	ot f	or	eve	nt	US	BRE	SE	Т								
Read Read				Clear	1																															
Read Read															sab	oleo	d																			
Clear																																				
Clear	В	RW	STARTED									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	STA	ART	ED									
Read: Enabled 1				Clear	1																															
C RW ENDEPIN[0] Clear 1 Disable C Disabled 0 Read: Disabled D RW ENDEPIN[1] Write '1' to disable interrupt for event ENDEPIN[1] D RW ENDEPIN[1] Write '1' to disable interrupt for event ENDEPIN[1] Clear 1 Disable D RW ENDEPIN[2] Write '1' to disable interrupt for event ENDEPIN[2] Clear 1 Disabled Disabled 0 Read: Enabled E RW ENDEPIN[2] Write '1' to disable interrupt for event ENDEPIN[2] Clear 1 Disabled Disabled 1 Read: Disabled E RW ENDEPIN[3] Write '1' to disable interrupt for event ENDEPIN[3] Clear 1 Disabled Disabled 1 Read: Enabled G RW ENDEPIN[4] Write '1' to disable interrupt for event ENDEPIN[4] Clear 1 Disable Disabled 1 Read: Enabled I				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Clear				Enabled	1							Re	ad	: En	ab	led	l																			
Clear	С	RW	ENDEPIN[0]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	EN	DEI	PIN	[0]								
Enabled 1				Clear	1																															
D				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Clear				Enabled	1							Re	ad	: En	ab	led	l																			
Clear	D	RW	ENDEPIN[1]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	EN	DEI	PIN	[1]								
Enabled 1 Read: Enabled 1 Read: Enabled				Clear	1							Di	sak	ole																						
E RW ENDEPIN[2] Clear 1 Disable Clear 1 Disable Disable Disabled 0 Read: Disabled Read: Enabled Write '1' to disable interrupt for event ENDEPIN[3] F RW ENDEPIN[3] Write '1' to disable interrupt for event ENDEPIN[3] G RW ENDEPIN[4] Write '1' to disable interrupt for event ENDEPIN[4] G RW ENDEPIN[4] Write '1' to disable interrupt for event ENDEPIN[4] G RW ENDEPIN[4] Write '1' to disable interrupt for event ENDEPIN[4] G RW ENDEPIN[5] Write '1' to disable interrupt for event ENDEPIN[5] G Clear 1 Disable B PRAME ENDEPIN[5] Write '1' to disable interrupt for event ENDEPIN[5] Clear 1 Disable I Write '1' to disable interrupt for event ENDEPIN[6] F Enabled 1 Read: Disabled J ENDEPIN[7] Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Clear 1 Disable Read: Disable				Enabled	1							Re	ad	: En	ab	led	l																			
Read: Disabled Read: Disabled Read: Enabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Disabled Read: Enabled Read: Enabl	E	RW	ENDEPIN[2]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	EN	DEI	PIN	[2]								
Facility Facility				Clear	1							Di	sab	ole																						
F				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Clear 1 Disable Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Disable 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Disabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Disabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Enabled 0 Read: Disabled 0 Re				Enabled	1							Re	ad	: En	ab	led	l																			
Book	F	RW	ENDEPIN[3]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	pt f	or	eve	nt	EN	DEI	PIN	[3]								
G RW ENDEPIN[4]				Clear	1							Di	sak	ole																						
G RW ENDEPIN[4] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled H RW ENDEPIN[5] Clear 1 Disable Disabled 0 Read: Disable interrupt for event ENDEPIN[5] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled I RW ENDEPIN[6] RW ENDEPIN[6] Clear 1 Disable Disable 0 Read: Disable interrupt for event ENDEPIN[6] Clear 1 Disable Disable 0 Read: Disable interrupt for event ENDEPIN[6] Clear 1 Disable Disable 0 Read: Disabled Enabled 1 Read: Enabled I Read: Enabled I Read: Enabled I Read: Enabled Frabled 1 Read: Enabled Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disable 0 Read: Disable Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disable Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled Read: Disabled				Disabled	0							Re	ad	: Dis	sab	oled	b																			
Clear 1 Disable				Enabled	1							Re	ad	: En	ab	led	l																			
Bisabled 0 Read: Disabled Enabled 1 Read: Enabled H RW ENDEPIN[5]	G	RW	ENDEPIN[4]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	EN	DEI	PIN	[4]								
H RW ENDEPIN[5] Clear 1 Disable Enabled Read: Enabled Clear 1 Disable Enabled Read: Disabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled Clear 1 Disable Clear 1 Disable Clear 1 Disable Enabled Enabled Enabled Enabled Enabled Disable Clear 1 Disable Enabled				Clear	1							Di	sak	ole																						
H RW ENDEPIN[5] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled I RW ENDEPIN[6] Clear 1 Disable Clear 1 Disable Clear 1 Disable Disable interrupt for event ENDEPIN[6] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Finabled 1 Read: Enabled J RW ENDEPIN[7] Clear 1 Disable Enabled 1 Read: Disable Disable interrupt for event ENDEPIN[7] Clear 1 Disable Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disable 0 Read: Disable Read: Disabled Disable 0 Read: Disabled				Disabled	0							Re	ad	: Dis	sab	oled	b																			
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled I RW ENDEPIN[6] Write '1' to disable interrupt for event ENDEPIN[6] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled J RW ENDEPIN[7] Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disable interrupt for event EPODATADONE Clear 1 Disable Read: Enabled Read: Disabled Disabled 0 Read: Disable				Enabled	1							Re	ad	: En	ab	led	l																			
Disabled 0 Read: Disabled Enabled 1 Read: Enabled RW ENDEPIN[6]	Н	RW	ENDEPIN[5]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	pt f	or	eve	nt	EN	DEI	PIN	[5]								
Enabled 1 Read: Enabled RW ENDEPIN[6] Write '1' to disable interrupt for event ENDEPIN[6]				Clear	1							Di	sak	ole																						
RW ENDEPIN[6] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Finabled 0 Read: Enabled Unite '1' to disable interrupt for event ENDEPIN[6] Read: Enabled Finabled 1 Read: Enabled Unite '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled				Disabled	0							Re	ad	: Dis	sab	oled	b																			
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Enabled 1 Read: Enabled Write '1' to disable interrupt for event EPODATADONE Clear 1 Disable Read: Disabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled Read: Enabled				Enabled	1							Re	ad	: En	ab	led	l																			
Disabled 0 Read: Disabled Enabled 1 Read: Enabled J RW ENDEPIN[7] Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Enabled 1 Disable North '1' to disable interrupt for event EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled	I	RW	ENDEPIN[6]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	pt f	or	eve	nt	EN	DEI	PIN	[6]								
RW ENDEPIN[7] Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable				Clear	1							Di	sab	ole																						
J RW ENDEPIN[7] Write '1' to disable interrupt for event ENDEPIN[7] Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disable interrupt for event EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Clear 1 Disable Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Clear 1 Disable Disabled 0 Read: Disabled				Enabled	1							Re	ad	: En	ab	led	l																			
Disabled 0 Read: Disabled Enabled 1 Read: Enabled K RW EPODATADONE Write '1' to disable interrupt for event EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled	J	RW	ENDEPIN[7]									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	pt f	or	eve	nt	EN	DEI	PIN	[7]								
Enabled 1 Read: Enabled K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled				Clear	1							Di	sak	ole																						
K RW EPODATADONE Clear 1 Disable Disabled 0 Read: Disabled				Disabled	0							Re	ad	: Dis	sab	oled	b																			
Clear 1 Disable Disabled 0 Read: Disabled				Enabled	1							Re	ad	: En	ab	led	l																			
Disabled 0 Read: Disabled	K	RW	EPODATADONE									W	rite	e '1'	to	dis	sabl	le i	ntei	rru	ot f	or	eve	nt	EP()DA	ATA	100	NE							
				Clear	1							Di	sak	ole																						
Fnahled 1 Pead: Enahled				Disabled	0							Re	ad	: Dis	sab	oled	d																			
Lifabled 1 Nedu. Effabled				Enabled	1							Re	ad	: En	ab	led	l																			



Bit nu	mber			31 30 :	29 28	3 27 2	26 25	24 23	3 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID										V V																				
	0x000	0000		0 0	0 0	0	0 0																							
ID		Field		Value						riptic			_	Ů	Ü	Ü	_	Ü	Ů	Ů	•	Ů				•			, ,	
L	RW	ENDISOIN	value ID	value						e '1' t			hla	int	orr	ınt	for	. 01	ont	ENII	nis (OIN		۰	•	۰	•	•	•	
-	1000	ENDISON	Clear	1					isal			uisa	DIC	1110		ирс	101	CV	CIIC	LIVE	7131	Oliv								
			Disabled	0						l: Disa	ahl	led																		
			Enabled	1						l: Ena																				
М	RW	ENDEPOUT[0]	2.102.104	-						e '1' t			ble	int	err	ınt	for	ev	ent	ENI	DEP	OL.	O]TI	1						
			Clear	1					isal															,						
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
N	RW	ENDEPOUT[1]						W	Vrite	e '1' t	to (disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OU	T[1]]						
			Clear	1				Di	isal	ble																				
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
О	RW	ENDEPOUT[2]						W	Vrite	e '1' t	to	disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OL	T[2]]						
			Clear	1				Di	isal	ble																				
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
Р	RW	ENDEPOUT[3]						W	Vrite	e '1' t	to	disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OL	IT[3]]						
			Clear	1				Di	isal	ble																				
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
Q	RW	ENDEPOUT[4]						W	√rit(e '1' t	to	disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OL	T[4]]						
			Clear	1				Di	isal	ble																				
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
R	RW	ENDEPOUT[5]						W	Vrite	e '1' t	to	disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OU	IT[5]]						
			Clear	1				Di	isal	ble																				
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1						l: Ena																				
S	RW	ENDEPOUT[6]								e '1' t	to	disa	ble	int	err	upt	for	ev	ent	ENI	DEP	OU	IT[6]						
			Clear	1					isal																					
			Disabled	0						l: Disa																				
_		5115 55 01 FT=1	Enabled	1						l: Ena							,													
T	RW	ENDEPOUT[7]	Class	1						e '1' t	to (aisa	bie	int	err	upt	TO	ev	ent	ENI	DEP	'UU	11[7	J						
			Clear Disabled	1					isal		a b	امما																		
			Enabled	0						l: Disa l: Ena																				
U	RW	ENDISOOUT	Enabled	1						i: Ena e '1' t			hla	int	orr	ınt	for	ωv	ont	FNI	nsı	200	ПТ							
U	NVV	ENDISCOOT	Clear	1					isal		10	uisa	DIE	1110	em	upt	101	ev	ent	CIVI	יכונ	00	UI							
			Disabled	0						l: Disa	ah	hal																		
			Enabled	1						l: Ena																				
V	RW	SOF	Enablea	-						e '1' t			hle	int	err	ınt	for	ev	ent	SOF										
·		55.	Clear	1					isal			u.5u	۵.د			٠,		٠.												
			Disabled	0						l: Disa	ab	led																		
			Enabled	1						l: Ena																				
W	RW	USBEVENT								e '1' t			ble	int	err	upt	for	ev	ent	USE	BEV	ΈN	Т							
			Clear	1					isal																					
			Disabled	0				Re	ead	l: Disa	ab	led																		
			Enabled	1				Re	ead	l: Ena	abl	ed																		
Χ	RW	EPOSETUP						W	Vrite	e '1' t	to	disa	ble	int	err	upt	for	ev	ent	EPC	SE ⁻	TUF)							
			Clear	1				Di	isal	ble																				





6.35.13.53 EVENTCAUSE

Address offset: 0x400

Details on what caused the USBEVENT event



6.35.13.54 HALTED.EPIN[0]

Address offset: 0x420

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.




Bit nu	mber			31 3	0 29	28	27	26	25 :	24 :	23 2	22 2	21 2	0 1	9 18	17	' 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
ID																		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A A	4 A
Reset	0x000	00000		0 (0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0
ID											Des																					
Α	R	GETSTATUS									IN e	ndp	ooin	t ha	ltec	sta	atus	. Ca	an b	e u	sed	as	is a	s re	espo	ons	e to	a (Get	Stati	ıs()	
										-	requ	ues	t to	end	lpoir	nt.																
			NotHalted	0						1	End	poi	nt is	no	t ha	ltec	t															
			Halted	1						ı	End	poi	nt is	ha	lted																	

6.35.13.55 HALTED.EPIN[1]

Address offset: 0x424


IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.56 HALTED.EPIN[2]

Address offset: 0x428


IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.57 HALTED.EPIN[3]

Address offset: 0x42C

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.








6.35.13.58 HALTED.EPIN[4]

Address offset: 0x430


IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.59 HALTED.EPIN[5]

Address offset: 0x434


IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.60 HALTED.EPIN[6]

Address offset: 0x438

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.61 HALTED.EPIN[7]

Address offset: 0x43C

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.




Bit nu	mber			31 3	0 29	28	27	26	25 :	24 2	23 2	22 2	21 2	0 1	9 18	3 17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	. 0
ID																		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	А А	Δ	A
Reset	0x000	00000		0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																																
Α	R	GETSTATUS								ı	IN e	ndp	ooin	t ha	ltec	st	atus	. Ca	an b	e u	ised	as	is a	s re	espo	onse	e to	a G	Set	Statu	s()	
										1	requ	uest	t to	end	poi	nt.																
			NotHalted	0						1	End	poi	nt is	no	t ha	lted	t															
			Halted	1						1	End	poi	nt is	ha	ted																	

6.35.13.62 HALTED.EPOUT[0]

Address offset: 0x444


OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.63 HALTED.EPOUT[1]

Address offset: 0x448


OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.64 HALTED.EPOUT[2]

Address offset: 0x44C

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.








6.35.13.65 HALTED.EPOUT[3]

Address offset: 0x450


OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.66 HALTED.EPOUT[4]

Address offset: 0x454


OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.67 HALTED.EPOUT[5]

Address offset: 0x458

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.68 HALTED.EPOUT[6]

Address offset: 0x45C

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.




Bit nu	mber			31 3	80 29	28	27	26 2	5 24	4 23	22	21	20 1	19 1	8 17	16	15	14	13	12 1	1 1	.0 9	8	7	6	5	4	3	2 :	1 0
ID																	Α	Α	Α	A	۱ ۱	4 Α	. A	A	Α	Α	Α	Α .	A A	A A
Reset	0x0000	00000		0	0 0	0	0	0 0	0	0	0	0	0	0 (0	0	0	0	0	0)	0 0	0	0	0	0	0	0	0 (0 0
ID																														
Α	R	GETSTATUS								01	JT e	ndp	oin	t ha	lted	stat	us.	Can	be	use	d a	s is a	is r	espo	onse	e to	a G	ietSt	atu	s()
										re	que	st to	en	dpo	int.															
			NotHalted	0						Er	dpo	int	is no	ot h	alte	ł														
			Halted	1						Er	dpo	int	is ha	lte	d															

6.35.13.69 HALTED.EPOUT[7]

Address offset: 0x460

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.



6.35.13.70 EPSTATUS

Address offset: 0x468

Provides information on which endpoint's EasyDMA registers have been captured

Bit nu	ımber		31 30 29 28 27 26 25 3	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				R Q P O N M L K J I H G F E D C B A
Reset	0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				Description
Α	RW EPINO			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
В	RW EPIN1			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
С	RW EPIN2			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
D	RW EPIN3			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
E	RW EPIN4			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint





Bit nu	mher		21 20 20 20 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	mber		31 30 29 28 27 20 25	
ID				R Q P O N M L K J I H G F E D C B A
	0x0000000			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W Field	Value ID	Value	Description
F	RW EPIN5 W1C			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	WIC	NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
G	RW EPIN6	Databone	1	Captured state of endpoint's EasyDMA registers. Write '1' to clear.
J	W1C			captured state of enapoint's EasyDNA registers. Write 1 to clear.
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
Н	RW EPIN7			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			, , ,
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
ı	RW EPIN8			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			, , , , ,
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
J	RW EPOUTO			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
K	RW EPOUT1			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
L	RW EPOUT2			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
М	RW EPOUT3			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
N	RW EPOUT4			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			
		NoData	0	EasyDMA registers have not been captured for this endpoint
	DU FROUTS	DataDone	1	EasyDMA registers have been captured for this endpoint
0	RW EPOUT5			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C	NaData	0	Can DMA registers have not been continued for this and point
		NoData DataDone	1	EasyDMA registers have not been captured for this endpoint EasyDMA registers have been captured for this endpoint
Р	RW EPOUT6	Databone	1	Captured state of endpoint's EasyDMA registers. Write '1' to clear.
•	W1C			Captured state of endpoint's Lasybina registers. Write 1 to clear.
	WIC	NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
Q	RW EPOUT7	Databolic	*	Captured state of endpoint's EasyDMA registers. Write '1' to clear.
~	W1C			Tagain and the state of the sta
	-	NoData	0	EasyDMA registers have not been captured for this endpoint
		DataDone	1	EasyDMA registers have been captured for this endpoint
R	RW EPOUT8			Captured state of endpoint's EasyDMA registers. Write '1' to clear.
	W1C			, , , , , , , , , , , , , , , , , , , ,





Bit number	31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		R Q P O N M L K J I H G F E D C B A
Reset 0x00000000	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		
NoData	0	EasyDMA registers have not been captured for this endpoint
DataDone	1	EasyDMA registers have been captured for this endpoint

6.35.13.71 EPDATASTATUS

Address offset: 0x46C

Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)

Reset 0x00000000 1D R/W Field Value ID Value Description A RW EPIN1 W1C NotDone DataDone D
NotDone NotDone DataDone 1 Acknowledged data transfer on this endpoint. Write '1' to clear.
A RW EPIN1 WIC NotDone DataDone DataDone NotDone DataDone NotDone DataDone
NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred B RW EPIN2 Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint has occurred C RW EPIN3 Acknowledged data transfer on this endpoint has occurred NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear.
B RW EPIN2 NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear.
B RW EPIN2 W1C NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred D RW EPIN4 W1C NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred
W1C NotDone DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone DataDone
NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred
C RW EPIN3 W1C NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 1 Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear. Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint NotDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred
Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred
W1C NotDone DataDone DataDone No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone No acknowledged data transfer on this endpoint NotDone DataDone Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone No acknowledged data transfer on this IN endpoint. Write '1' to clear. Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear.
NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 0 No acknowledged data transfer on this endpoint NotDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear.
DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C RW EPINS W1C NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint has occurred
D RW EPIN4 Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear.
W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear.
NotDone 0 No acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this endpoint. Write '1' to clear.
DataDone 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear. W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this IN endpoint. Write '1' to clear.
E RW EPIN5 W1C NotDone 0 No acknowledged data transfer on this IN endpoint. Write '1' to clear. NotDone 1 Acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred F RW EPIN6 Acknowledged data transfer on this IN endpoint. Write '1' to clear.
W1C NotDone 0 No acknowledged data transfer on this endpoint DataDone 1 Acknowledged data transfer on this endpoint has occurred F RW EPIN6 Acknowledged data transfer on this IN endpoint. Write '1' to clear.
DataDone 1 Acknowledged data transfer on this endpoint has occurred F RW EPIN6 Acknowledged data transfer on this IN endpoint. Write '1' to clear.
F RW EPIN6 Acknowledged data transfer on this IN endpoint. Write '1' to clear.
W1C

NotDone 0 No acknowledged data transfer on this endpoint
DataDone 1 Acknowledged data transfer on this endpoint has occurred
G RW EPIN7 Acknowledged data transfer on this IN endpoint. Write '1' to clear.
W1C
NotDone 0 No acknowledged data transfer on this endpoint
DataDone 1 Acknowledged data transfer on this endpoint has occurred
H RW EPOUT1 Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
W1C
NotStarted 0 No acknowledged data transfer on this endpoint Started 1 Advantaged data transfer on this endpoint
Started 1 Acknowledged data transfer on this endpoint has occurred Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
Acknowledged data transfer on this out endpoint. Write 1 to clear.
W1C
W1C NotStarted 0 No acknowledged data transfer on this endpoint



Bit n	umber	:	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				N M L K J I H G F E D C B A
Rese	t 0x00000000		0 0 0 0 0 0 0 0	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
ID				Description
J	RW EPOUT3			Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
	W1C			
	Not	:Started (0	No acknowledged data transfer on this endpoint
	Star	rted :	1	Acknowledged data transfer on this endpoint has occurred
K	RW EPOUT4			Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
	W1C			
	Not	Started (0	No acknowledged data transfer on this endpoint
	Star	rted :	1	Acknowledged data transfer on this endpoint has occurred
L	RW EPOUT5			Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
	W1C			
	Not	Started (0	No acknowledged data transfer on this endpoint
	Star	rted	1	Acknowledged data transfer on this endpoint has occurred
М	RW EPOUT6			Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
	W1C			
	Not	Started	0	No acknowledged data transfer on this endpoint
	Star	rted :	1	Acknowledged data transfer on this endpoint has occurred
N	RW EPOUT7			Acknowledged data transfer on this OUT endpoint. Write '1' to clear.
	W1C			
	Not	:Started (0	No acknowledged data transfer on this endpoint
	Star	rted :	1	Acknowledged data transfer on this endpoint has occurred

6.35.13.72 USBADDR

Address offset: 0x470
Device USB address

Α	R	ADDR				Dev	ice l	JSB a	nddre	ess														
ID																								
Rese	et 0x000	00000	0 0 0	0 0 0	0 0	0	0 0	0	0 (0	0	0 (0	0	0	0 0	0	0	0	0	0 (0	0	0
ID																			Α	Α	Α ,	Α Α	Α	Α
Bit n	number		31 30 29	28 27 2	6 25 24	1 23 2	22 23	L 20	19 1	8 17	16 1	.5 1	4 13	12	11 1	10 9	8	7	6	5	4	3 2	1	0


6.35.13.73 BMREQUESTTYPE

Address offset: 0x480

SETUP data, byte 0, bmRequestType

Bit nu	ımber			31 30 29 28 27 26 2	25 24	4 23	22	21 2	20 19	9 18	17 1	6 15	5 14	13	12 1	1 10	9	8	7	6	5 4	. 3	2	1 0
ID																			С	В	B A	A	Α	A A
Reset	0x000	00000		0 0 0 0 0 0	0 0	0	0	0	0 0	0	0 (0	0	0	0 (0	0	0	0	0	0 0	0	0	0 0
ID																								
Α	R	RECIPIENT				Da	ta tı	rans	fer t	уре														
			Device	0		De	vice	9																
			Interface	1		Int	erfa	ace																
			Endpoint	2		En	dpo	int																
			Other	3		Ot	her																	
В	R	TYPE				Da	ta tı	rans	fer t	уре														
			Standard	0		Sta	anda	ard																
			Class	1		Cla	ass																	





6.35.13.74 BREQUEST

Address offset: 0x484


SETUP data, byte 1, bRequest

Bit nu	ımber			31 3	0 29	28 27	26 25	5 24	23 22	2 21 2	0 19	18 1	L7 1	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3	2 1	1 0
ID																					Α	Α	Α	Α.	A	A A	A А
Reset	0x000	00000		0 0	0	0 0	0 0	0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0
ID																											
Α	R	BREQUEST							SETU	P data	a, by	te 1,	bRe	ques	st. Va	alue	es pr	ovid	led f	for s	tan	dar	d re	eque	ests	onl	у,
									user	must i	imple	emer	nt cla	ass a	ınd v	en	dor v	alu	es.								
			STD_GET_STATUS	0					Stand	dard re	eque	st GE	ET_S	TAT	JS												
			STD_CLEAR_FEATUR	E1					Stand	dard re	eque	st CL	EAR	_FE/	ATUF	RE											
			STD_SET_FEATURE	3					Stand	dard re	eque	st SE	T_FI	EATL	JRE												
			STD_SET_ADDRESS	5					Stand	dard re	eque	st SE	T_A	DDR	ESS												
			STD_GET_DESCRIPT	OB					Stand	dard re	eque	st GE	ET_D	ESC	RIPT	OR											
			STD_SET_DESCRIPTO	OR7					Stand	dard re	eque	st SE	T_D	ESCI	RIPT	OR											
			STD_GET_CONFIGU	R AS TIOI	N				Stand	dard re	eque	st GE	ET_C	ONF	IGU	RA	ΓΙΟΝ										
			STD_SET_CONFIGURE	RATION	N				Stand	dard re	eque	st SE	T_C	ONF	IGUI	RAT	ION										
			STD_GET_INTERFAC	E 10					Stand	dard re	eque	st GE	ET_II	NTE	RFAC	Έ											
			STD_SET_INTERFAC	11					Stand	dard re	eque	st SE	T_IN	ITER	FAC	E											
			STD_SYNCH_FRAME	12					Stand	dard re	eque	st SY	NCH	_FR	AME	Ξ											

6.35.13.75 WVALUEL

Address offset: 0x488

SETUP data, byte 2, LSB of wValue




6.35.13.76 WVALUEH

Address offset: 0x48C

SETUP data, byte 3, MSB of wValue






A R WVALUEH

SETUP data, byte 3, MSB of wValue

6.35.13.77 WINDEXL

Address offset: 0x490


SETUP data, byte 4, LSB of windex



6.35.13.78 WINDEXH

Address offset: 0x494

SETUP data, byte 5, MSB of wIndex



6.35.13.79 WLENGTHL

Address offset: 0x498


SETUP data, byte 6, LSB of wLength

Bit nu	ımber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1	0
ID			АААА	A A A	Α
Reset	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0	0
ID					
Α	R	WLENGTHL	SETUP data, byte 6, LSB of wLength		

6.35.13.80 WLENGTHH

Address offset: 0x49C

SETUP data, byte 7, MSB of wLength






6.35.13.81 SIZE.EPOUT[0]

Address offset: 0x4A0

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.82 SIZE.EPOUT[1]

Address offset: 0x4A4

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.83 SIZE.EPOUT[2]

Address offset: 0x4A8

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.84 SIZE.EPOUT[3]

Address offset: 0x4AC

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer






6.35.13.85 SIZE.EPOUT[4]

Address offset: 0x4B0

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.86 SIZE.EPOUT[5]

Address offset: 0x4B4

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.87 SIZE.EPOUT[6]

Address offset: 0x4B8

Number of bytes received last in the data stage of this OUT endpoint

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer




6.35.13.88 SIZE.EPOUT[7]

Address offset: 0x4BC

Number of bytes received last in the data stage of this OUT endpoint




Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer



6.35.13.89 SIZE.ISOOUT

Address offset: 0x4C0

Number of bytes received last on this ISO OUT data endpoint




6.35.13.90 ENABLE

Address offset: 0x500

Enable USB


After writing Disabled to this register, reading the register will return Enabled until USBD is completely disabled.



6.35.13.91 USBPULLUP

Address offset: 0x504

Control of the USB pull-up








6.35.13.92 DPDMVALUE

Address offset: 0x508

State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing).




6.35.13.93 DTOGGLE

Address offset: 0x50C

Data toggle control and status

First write this register with VALUE=Nop to select the endpoint, then either read it to get the status from VALUE, or write it again with VALUE=Data0 or Data1



6.35.13.94 EPINEN

Address offset: 0x510 Endpoint IN enable

Bit n	umber			31	30 :	29 2	8 2	7 2	6 2	25 24	4 2	3 22	2 23	1 20	19	18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																										L	Н	G	F	Е	D	С	ВА
Rese	t 0x000	00001		0	0	0 () (0 0) (0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1
ID																																	
Α	RW	IN0									Е	nab	le II	N er	ndp	oir	nt O																
			Disable	0							D	isab	le e	end	poi	nt l	N 0	(no	re	spo	nse	to	IN 1	toke	ens)								
			Enable	1							Ε	nab	le e	endp	ooir	nt II	N 0	(res	ро	nse	to	IN t	oke	ns)									
В	RW	IN1									Е	nab	le II	N er	ndp	oir	nt 1																
			Disable	0							D	isab	le e	end	poi	nt l	N 1	(no	re	spo	nse	to	IN 1	toke	ens)								
			Enable	1							Е	nab	le e	endp	ooir	nt II	N 1	(res	ро	nse	to	IN t	oke	ns)									





Bit nu	ımber			31	30	29	28	27 2	6 2	25 24	4 2	23 2	2 2	1 2	0 1	9 1	8 17	7 10	5 15	14	1 13	3 12	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
ID																										-1	Н	G	F	Ε	D	С	В	Α
Reset	0x000	00001		0	0	0	0	0 0) (0 0) (0	0 (0 (0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ID																																		
С	RW	IN2									Е	nal	ble	IN e	end	ioc	nt 2																	_
			Disable	0							C	Disa	ble	en	oqb	int	IN 2	(n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							Е	nal	ble	end	lpoi	nt I	N 2	(re	spo	nse	e to	IN	tok	ens)									
D	RW	IN3									E	nal	ble	IN e	end	ooiı	nt 3																	
			Disable	0							C	Disa	ble	en	dpo	int	IN 3	(n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							E	nal	ble	end	lpoi	nt I	N 3	(re	spo	nse	to	IN	tok	ens)									
E	RW	IN4									Е	nal	ble	IN e	end	ioc	nt 4																	
			Disable	0							C	Disa	ble	en	oqb	int	IN 4	(n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							Е	nal	ble	end	lpoi	nt I	N 4	(re	spo	nse	to	IN	tok	ens)									
F	RW	IN5									Е	nal	ble	IN e	end	ioc	nt 5																	
			Disable	0							C	Disa	ble	en	dpo	int	IN 5	(n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							E	nal	ble	end	lpoi	nt I	N 5	(re	spo	nse	to	IN	tok	ens)									
G	RW	IN6									Е	nal	ble	IN 6	end	ioc	nt 6																	
			Disable	0							C	Disa	ble	en	dpo	int	IN 6	(n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							Е	nal	ble	end	lpoi	nt I	N 6	(re	spo	nse	to	IN	tok	ens)									
Н	RW	IN7									E	nal	ble	IN e	end	ioc	nt 7																	
			Disable	0							C	Disa	ble	en	dpo	int	IN 7	' (n	o re	spo	ons	e to	IN	tol	ens	5)								
			Enable	1							E	nal	ble	end	lpoi	nt I	N 7	(re	spo	nse	to	IN	tok	ens)									
1	RW	ISOIN									E	nal	ble	ISO	IN (end	poi	nt																
			Disable	0							C	Disa	ble	ISC	IN	en	oqb	int	8															
			Enable	1							E	nal	ble	ISO	IN (end	poi	nt 8	3															

6.35.13.95 EPOUTEN

Address offset: 0x514 Endpoint OUT enable

Bit nu	ımber		31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				IHGFEDCBA
Reset	t 0x0000001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
Α	RW OUTO			Enable OUT endpoint 0
		Disable	0	Disable endpoint OUT 0 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 0 (response to OUT tokens)
В	RW OUT1			Enable OUT endpoint 1
		Disable	0	Disable endpoint OUT 1 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 1 (response to OUT tokens)
С	RW OUT2			Enable OUT endpoint 2
		Disable	0	Disable endpoint OUT 2 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 2 (response to OUT tokens)
D	RW OUT3			Enable OUT endpoint 3
		Disable	0	Disable endpoint OUT 3 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 3 (response to OUT tokens)
E	RW OUT4			Enable OUT endpoint 4
		Disable	0	Disable endpoint OUT 4 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 4 (response to OUT tokens)
F	RW OUT5			Enable OUT endpoint 5
		Disable	0	Disable endpoint OUT 5 (no response to OUT tokens)
		Enable	1	Enable endpoint OUT 5 (response to OUT tokens)

903



Bit n	umber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					IHGFEDCBA
Rese	t 0x000	00001		0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ID					
G	RW	OUT6			Enable OUT endpoint 6
			Disable	0	Disable endpoint OUT 6 (no response to OUT tokens)
			Enable	1	Enable endpoint OUT 6 (response to OUT tokens)
Н	RW	OUT7			Enable OUT endpoint 7
			Disable	0	Disable endpoint OUT 7 (no response to OUT tokens)
			Enable	1	Enable endpoint OUT 7 (response to OUT tokens)
I	RW	ISOOUT			Enable ISO OUT endpoint 8
			Disable	0	Disable ISO OUT endpoint 8
			Enable	1	Enable ISO OUT endpoint 8

6.35.13.96 EPSTALL

Address offset: 0x518

STALL endpoints

Bit no	umber		31 30 29 28 27	7 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВААА
Rese	et 0x00000000		0 0 0 0 0	0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	W EP				Select endpoint number
	RME				
В	W IO				Selects IN or OUT endpoint
	RME				
		Out	0		Selects OUT endpoint
		In	1		Selects IN endpoint
С	W STALL				Stall selected endpoint
	RME				
		UnStall	0		Don't stall selected endpoint
		Stall	1		Stall selected endpoint

6.35.13.97 ISOSPLIT

Address offset: 0x51C

Controls the split of ISO buffers

Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	SPLIT			Controls the split of ISO buffers
			OneDir	0x0000	Full buffer dedicated to either ISO IN or OUT
			HalfIN	0x0080	Lower half for IN, upper half for OUT


6.35.13.98 FRAMECNTR

Address offset: 0x520

Returns the current value of the start of frame counter

4413_417 v1.11 904






6.35.13.99 LOWPOWER

Address offset: 0x52C


Controls USBD peripheral low power mode during USB suspend



6.35.13.100 ISOINCONFIG

Address offset: 0x530


Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent



6.35.13.101 EPIN[0].PTR

Address offset: 0x600

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.102 EPIN[0].MAXCNT

Address offset: 0x604




Maximum number of bytes to transfer



6.35.13.103 EPIN[0].AMOUNT

Address offset: 0x608


Number of bytes transferred in the last transaction



6.35.13.104 EPIN[1].PTR

Address offset: 0x614

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.105 EPIN[1].MAXCNT

Address offset: 0x618

Maximum number of bytes to transfer




6.35.13.106 EPIN[1].AMOUNT

Address offset: 0x61C

Number of bytes transferred in the last transaction






6.35.13.107 EPIN[2].PTR

Address offset: 0x628

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.108 EPIN[2].MAXCNT

Address offset: 0x62C


Maximum number of bytes to transfer



6.35.13.109 EPIN[2].AMOUNT

Address offset: 0x630

Number of bytes transferred in the last transaction




907

6.35.13.110 EPIN[3].PTR

Address offset: 0x63C

Data pointer

NORDIC^{*}




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.111 EPIN[3].MAXCNT

Address offset: 0x640


Maximum number of bytes to transfer



6.35.13.112 EPIN[3].AMOUNT

Address offset: 0x644


Number of bytes transferred in the last transaction



6.35.13.113 EPIN[4].PTR

Address offset: 0x650

Data pointer



See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.114 EPIN[4].MAXCNT

Address offset: 0x654

Maximum number of bytes to transfer

	RW MAXCNT																									
ID I	R/W	Field	Value ID						escri																	
Reset 0	x0000	0000		0 0	0 0	0 0	0	0 0	0	0 (0 0	0	0 0	0	0	0 (0	0	0 0	0	0	0	0	0 0	0	0
ID																					Α	Α	Α	А А	Α	Α
Bit num	ber			31 30	29 28	27 2	6 25 2	24 2	3 22	21 2	0 19	18 1	L7 16	5 15	14 1	13 1	2 11	10	9 8	7	6	5	4	3 2	1	0

6.35.13.115 EPIN[4].AMOUNT

Address offset: 0x658


Number of bytes transferred in the last transaction

A-	R	AMOUNT		Nι	ımbe	er of	byte	s tra	nsfer	red	in t	he l	last	tran	sact	ion							
ID																							
Reset	t 0x000	00000	0 0 0 0 0 0 0	0 0	0	0 0	0	0 (0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 () 0
ID																		Α	Α	Α	Α .	A A	A A
Bit nu	umber		31 30 29 28 27 26 25 2	24 23	22	21 20	0 19	18 1	7 16	15	14	13 :	12 1	.1 1	9	8	7	6	5	4	3	2 :	L O

6.35.13.116 EPIN[5].PTR

Address offset: 0x664

Data pointer



See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.117 EPIN[5].MAXCNT

Address offset: 0x668

Maximum number of bytes to transfer

A-	RW	MAXCNT	[640] Maximum number of bytes to transfer	
ID				
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0
ID			A A A /	A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	3 2 1 0

6.35.13.118 EPIN[5].AMOUNT

Address offset: 0x66C

AMOUNT

Number of bytes transferred in the last transaction

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A A A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		


Number of bytes transferred in the last transaction



6.35.13.119 EPIN[6].PTR

Address offset: 0x678

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.120 EPIN[6].MAXCNT

Address offset: 0x67C


Maximum number of bytes to transfer



6.35.13.121 EPIN[6].AMOUNT

Address offset: 0x680


Number of bytes transferred in the last transaction



6.35.13.122 EPIN[7].PTR

Address offset: 0x68C

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.123 EPIN[7].MAXCNT

Address offset: 0x690




Maximum number of bytes to transfer



6.35.13.124 EPIN[7].AMOUNT

Address offset: 0x694


Number of bytes transferred in the last transaction



6.35.13.125 ISOIN.PTR

Address offset: 0x6A0

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.126 ISOIN.MAXCNT

Address offset: 0x6A4

Maximum number of bytes to transfer




6.35.13.127 ISOIN.AMOUNT

Address offset: 0x6A8

Number of bytes transferred in the last transaction








6.35.13.128 EPOUT[0].PTR

Address offset: 0x700

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.129 EPOUT[0].MAXCNT

Address offset: 0x704


Maximum number of bytes to transfer



6.35.13.130 EPOUT[0].AMOUNT

Address offset: 0x708

Number of bytes transferred in the last transaction




6.35.13.131 EPOUT[1].PTR

Address offset: 0x714

Data pointer






See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.132 EPOUT[1].MAXCNT

Address offset: 0x718


Maximum number of bytes to transfer



6.35.13.133 EPOUT[1].AMOUNT

Address offset: 0x71C


Number of bytes transferred in the last transaction



6.35.13.134 EPOUT[2].PTR

Address offset: 0x728

Data pointer



See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.135 EPOUT[2].MAXCNT

Address offset: 0x72C

Maximum number of bytes to transfer



Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 Reset 0x000000000 0 0 0 0 0 0 0 0 0 0 0 0 0	A- RW	MAXCNT	[640	1				Ma	ximu	ım n	uml	ner d	of by	tes t	o tr	anst	er									
ID A A A A A A A	ID R/W																									
	Reset 0x0000	00000	0 0	0 (0	0 (0 0	0	0 (0	0	0	0 0	0	0	0	0 0	0	0 0	0	0	0	0	0 0	0	0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID																				Α	Α	Α	A A	A	Α
	Bit number		31 30	29 2	8 27	26 2	5 24	23	22 2	1 20	19	18 1	7 16	5 15	14	13 1	12 13	. 10	9 8	7	6	5	4	3 2	. 1	0

6.35.13.136 EPOUT[2].AMOUNT

Address offset: 0x730


Number of bytes transferred in the last transaction

A-	R	AMOUNT		Nur	nber	of b	vtes 1	trans	ferre	ed i	n th	e la	st ti	rans	acti	ion							
ID																							
Rese	t 0x000	00000	0 0 0 0 0 0 0	0	0 0	0	0 0	0	0	0	0 (0	0	0	0	0	0	0	0	0	0 0	0	0
ID																		Α	Α	A .	4 Α	A	A
Bit nu	umber		31 30 29 28 27 26 25 2	4 23 :	22 2	1 20	19 1	3 17	16 1	L5 1	4 1	3 12	2 11	. 10	9	8	7	6	5	4	3 2	1	0

6.35.13.137 EPOUT[3].PTR

Address offset: 0x73C

Data pointer



See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.138 EPOUT[3].MAXCNT

Address offset: 0x740

Maximum number of bytes to transfer

A-	RW	MAXCNT	[640] Maximum number of bytes to transfer
ID			
Rese	et 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.35.13.139 EPOUT[3].AMOUNT

Address offset: 0x744

Number of bytes transferred in the last transaction


A-	R	AMOUNT	Number of bytes transferred in the last transaction
ID			
Rese	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			A A A A A A
Bit n	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



6.35.13.140 EPOUT[4].PTR

Address offset: 0x750

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.141 EPOUT[4].MAXCNT

Address offset: 0x754


Maximum number of bytes to transfer



6.35.13.142 EPOUT[4].AMOUNT

Address offset: 0x758


Number of bytes transferred in the last transaction



6.35.13.143 EPOUT[5].PTR

Address offset: 0x764

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.144 EPOUT[5].MAXCNT

Address offset: 0x768




Maximum number of bytes to transfer



6.35.13.145 EPOUT[5].AMOUNT

Address offset: 0x76C


Number of bytes transferred in the last transaction



6.35.13.146 EPOUT[6].PTR

Address offset: 0x778

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.147 EPOUT[6].MAXCNT

Address offset: 0x77C

Maximum number of bytes to transfer




6.35.13.148 EPOUT[6].AMOUNT

Address offset: 0x780

Number of bytes transferred in the last transaction






6.35.13.149 EPOUT[7].PTR

Address offset: 0x78C

Data pointer




See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.150 EPOUT[7].MAXCNT

Address offset: 0x790


Maximum number of bytes to transfer



6.35.13.151 EPOUT[7].AMOUNT

Address offset: 0x794

Number of bytes transferred in the last transaction




6.35.13.152 ISOOUT.PTR

Address offset: 0x7A0

Data pointer






See the memory chapter for details about which memories are available for EasyDMA.

6.35.13.153 ISOOUT.MAXCNT

Address offset: 0x7A4


Maximum number of bytes to transfer



6.35.13.154 ISOOUT.AMOUNT

Address offset: 0x7A8

Number of bytes transferred in the last transaction



6.35.14 Electrical specification

6.35.14.1 USB Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
R _{USB,PU,ACTIVE}	Value of pull-up on D+, bus active (upstream device transmitting)	1425	2300	3090	Ω
R _{USB,PU,IDLE}	Value of pull-up on D+, bus idle	900	1200	1575	Ω
t _{USB,DETRST}	Minimum duration of an SEO state to be detected as a USB reset condition				μs
f _{USB,CLK}	Frequency of local clock, USB active		48		MHz
$f_{USB,TOL}$	Accuracy of local clock, USB active ⁴⁴			±1000	ppm
T _{USB,JITTER}	Jitter on USB local clock, USB active			±1	ns

6.36 WDT — Watchdog timer

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up.

The watchdog timer is started by triggering the START task.



⁴⁴ The local clock can be stopped during USB suspend

The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU. The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When the watchdog timer is started through the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by the following equation:

```
timeout [s] = ( CRV + 1 ) / 32768
```

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter CLOCK — Clock control on page 157.

6.36.1 Reload criteria

The watchdog has eight separate reload request registers, which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

6.36.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

6.36.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset.

See Reset on page 89 for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprise registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog can be reset from several reset sources, see Reset behavior on page 90.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

6.36.4 Registers

Instances

Instance	Base address	Description
WDT	0x40010000	Watchdog timer




Register overview

Register	Offset	Description
TASKS_START	0x000	Start the watchdog
EVENTS_TIMEOUT	0x100	Watchdog timeout
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7


6.36.4.1 TASKS_START

Address offset: 0x000 Start the watchdog



6.36.4.2 EVENTS_TIMEOUT

Address offset: 0x100 Watchdog timeout



6.36.4.3 INTENSET

Address offset: 0x304 Enable interrupt





Bit nu	mber			31 3	0 29	28	27 2	26 25	24	23	22 :	21 20	0 19	9 18	17	16	15 :	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3 2	1 0
ID																													А
Reset	0x000	00000		0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0 0	0 0
ID																													
Α	RW	TIMEOUT								Wri	te '	1' to	ena	able	inte	erru	pt f	or e	even	t TI	ME	TUC	-						
			Set	1						Ena	ble																		
			Disabled	0						Rea	ıd: I	Disab	oled																
			Enabled	1						Rea	ıd: I	Enab	led																

6.36.4.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	TIMEOUT			Write '1' to disable interrupt for event TIMEOUT
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.36.4.5 RUNSTATUS

Address offset: 0x400

Run status

Bit nu	umber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	R	RUNSTATUS			Indicates whether or not the watchdog is running
			NotRunning	0	Watchdog not running
			Running	1	Watchdog is running

6.36.4.6 REQSTATUS

Address offset: 0x404

Request status

																																	_
Bit nu	umber			31 3	30 2	9 28	3 27	7 26	25	24	23 2	22 :	21 2	0 1	9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																										Н	G	F	Ε	D	С	В	Α
Reset	t 0x000	00001		0	0 (0 0	0	0	0	0	0	0	0 (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ID																																	
Α	R	RR0									Req	ues	st sta	atus	s fo	r RF	[0] r	egi	ste	-													_
			DisabledOrRequeste	d0							RR[(0] r	egis	ter	is n	ot e	nab	led	, or	is a	lrea	ady	/ re	que	estir	ng r	elo	ad					
			EnabledAndUnreque	sted							RR[(0] r	egis	ter	is e	nab	led,	and	d is	not	ye1	t re	eque	esti	ing i	elc	oad						
В	R	RR1									Req	ues	st sta	atus	s fo	r RF	[1] r	egi	ste														
			DisabledOrRequeste	0							RR[1] r	egis	ter	is n	ot e	nab	led	, or	is a	lrea	ady	/ re	que	estir	ng r	elo	ad					
			EnabledAndUnreque	1							RR[:	1] r	egis	ter	is e	nab	led,	and	d is	not	yet	t re	eque	esti	ing i	elc	oad						
С	R	RR2									Req	ues	st sta	atus	s fo	r RF	[2] r	egi	ste	-													



Bit n	umber			31	30 2	29 28	3 27	26	25 24	4 23	3 22 2	21 20	19	18 1	L7 1	.6 15	14	13	12 1	.1 10	9	8	7	6	5	4	3	2	1	0
ID																							Н	G	F	Ε	D	С	В	Α
Rese	t 0x000	00001		0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	1
ID																														
			DisabledOrRequeste	d0						RF	R[2] r	egiste	er is	not	ena	bled	l, o	is a	Irea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	es t ec	i					RF	R[2] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	oad						
D	R	RR3								Re	eques	st stat	tus f	or R	R[3] reg	iste	r												
			DisabledOrRequeste	0						RF	R[3] r	egiste	er is	not	ena	abled	l, oi	is a	lrea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	e 1						RF	R[3] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	oad						
Ε	R	RR4								Re	eques	st stat	tus f	or R	R[4] reg	iste	r												
			DisabledOrRequeste	d0						RF	R[4] r	egiste	er is	not	ena	bled	l, o	is a	lrea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	es t ec	ł					RF	R[4] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	ad						
F	R	RR5								Re	eques	st stat	tus f	or R	R[5] reg	iste	r												
			DisabledOrRequeste	0 1						RF	R[5] r	egiste	er is	not	ena	bled	l, o	is a	lrea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	1						RF	R[5] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	oad						
G	R	RR6								Re	eques	st stat	tus f	or R	R[6] reg	iste	r												
			DisabledOrRequeste	d0						RF	R[6] r	egiste	er is	not	ena	bled	l, o	is a	lrea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	es t ec	i					RF	R[6] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	oad						
Н	R	RR7								Re	eques	st stat	tus f	or R	R[7] reg	iste	r												
			DisabledOrRequeste	0						RF	R[7] r	egiste	er is	not	ena	bled	l, oi	is a	lrea	dy r	equ	esti	ng r	elo	ad					
			EnabledAndUnreque	2 1						RF	R[7] r	egiste	er is	ena	ble	d, an	d is	not	yet	requ	uest	ing	relo	oad						

6.36.4.7 CRV

Address offset: 0x504 Counter reload value

ID R/W Field Value ID Value Description	
Reset 0xFFFFFFFF 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1
A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.36.4.8 RREN

Address offset: 0x508

Enable register for reload request registers

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B A
Rese	t 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
Α	RW	RR0			Enable or disable RR[0] register
			Disabled	0	Disable RR[0] register
			Enabled	1	Enable RR[0] register
В	RW	RR1			Enable or disable RR[1] register
			Disabled	0	Disable RR[1] register
			Enabled	1	Enable RR[1] register
С	RW	RR2			Enable or disable RR[2] register
			Disabled	0	Disable RR[2] register
			Enabled	1	Enable RR[2] register
D	RW	RR3			Enable or disable RR[3] register
			Disabled	0	Disable RR[3] register



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					H G F E D C B A
Reset	t 0x000	00001		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
			Enabled	1	Enable RR[3] register
E	RW	RR4			Enable or disable RR[4] register
			Disabled	0	Disable RR[4] register
			Enabled	1	Enable RR[4] register
F	RW	RR5			Enable or disable RR[5] register
			Disabled	0	Disable RR[5] register
			Enabled	1	Enable RR[5] register
G	RW	RR6			Enable or disable RR[6] register
			Disabled	0	Disable RR[6] register
			Enabled	1	Enable RR[6] register
Н	RW	RR7			Enable or disable RR[7] register
			Disabled	0	Disable RR[7] register
			Enabled	1	Enable RR[7] register

6.36.4.9 CONFIG

Address offset: 0x50C Configuration register

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					В А
Reset	t 0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
Α	RW	SLEEP			Configure the watchdog to either be paused, or kept running, while the CPU
					is sleeping
			Pause	0	Pause watchdog while the CPU is sleeping
			Run	1	Keep the watchdog running while the CPU is sleeping
В	RW	HALT			Configure the watchdog to either be paused, or kept running, while the \ensuremath{CPU}
					is halted by the debugger
			Pause	0	Pause watchdog while the CPU is halted by the debugger
			Run	1	Keep the watchdog running while the CPU is halted by the debugger

6.36.4.10 RR[0]

Address offset: 0x600 Reload request 0

			Reload	0x6	E52	463	5				Val	ue 1	to re	equ	est a	rel	oad	of t	he	wat	hdc	g ti	ner	-							
Α	W	RR									Rel	oac	l red	que	st re	giste	er														
ID																															
Rese	t 0x000	000000		0	0	0 () (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
ID				Α	Α	A A	\ <i>A</i>	4 Α	A	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α	A	4 Α	Α	Α	Α	Α	Α	Α	Α	Α ,	4 Α	A A
Bit n	umber			31	30 2	29 2	8 2	7 20	6 25	24	23	22	21	20 1	19 1	8 17	16	15	14	13 1	2 1:	1 10	9	8	7	6	5	4	3	2 1	L 0

6.36.4.11 RR[1]

Address offset: 0x604 Reload request 1



Bit nu	mber			31	30 2	9 28	3 27	' 26	25	24	23	22 2	21 20) 19	18	17	16	15 1	14 1	3 12	2 11	. 10	9	8	7	6	5	4	3	2 1	. 0
ID				Α	A A	A	Α	Α	Α	Α	Α	Α.	А А	A	Α	Α	Α	Α.	Α.	4 Α	. A	Α	Α	Α	Α	Α	Α	Α	A	4 <i>A</i>	A
Reset	0x000	00000		0	0 (0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0
ID											Des																				
Α	W	RR									Rel	oad	requ	ıest	reg	iste	r														
			Reload	0x6	E524	1635	5			,	Val	ue t	o rec	que	st a	relo	ad (of th	ne v	vatc	hdo	g tir	mer								

6.36.4.12 RR[2]

Address offset: 0x608

Reload request 2

			Reload	0x6E524635	Value to request a reload of the watchdog timer	
Α	W	RR			Reload request register	
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID				A A A A A A	A A A A A A A A A A A A A A A A A A A	Α.
Bit nu	umber			31 30 29 28 27 26 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0

6.36.4.13 RR[3]

Address offset: 0x60C

Reload request 3

			Reload	0x6	E524	635	5			,	Valu	ie to	o rec	ques	taı	reloa	ad o	f th	e wa	itch	dog	tim	ner								
Α	W	RR									Relo	oad	requ	uest	regi	ister															
ID											Des																				
Rese	t 0x000	00000		0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0
ID				Α	A A	Α	Α	Α	Α	Α	Α	A	4 A	Α	Α	Α .	Α ,	4 Δ	A	Α	Α	Α	Α	Α	Α	Α .	Α /	А А	Α	Α	Α
Bit no	umber			31	30 29	28	27	26	25	24	23 :	22 2	1 20) 19	18	17 1	L6 1	.5 14	4 13	12	11	10	9	8	7	6	5 4	4 3	2	1	0

6.36.4.14 RR[4]

Address offset: 0x610

Reload request 4

Bit nu	ımber			31	30 29	9 28	3 27	26	25	24	23	22	21	20	19	18 1	7 1	6 1	5 14	1 13	12	11	10	9	8	7	6	5	4	3 2	2 1	0
ID				Α	А А	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	. Δ	Α
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0	0	0 (0	0
ID																																
Α	W	RR									Rel	oad	d re	que	est r	egis	ter															
			Reload	0x6	E524	1635	5				Val	ue	to r	equ	ıest	a re	eloa	d o	f the	e wa	atch	dog	g tin	ner								

6.36.4.15 RR[5]

Address offset: 0x614

Reload request 5





		Reload	0x6E		- 2-									st a	1															
A W	RR								ı	Relo	ad	req	ues	t reg	iste	er														
ID R/W																														
Reset 0x0000	0000		0 (0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0 (0 0	0	0
ID			A A	A A	Α	Α	Α	Α	Α	A	Α ,	A A	, Δ	A	Α	Α	Α	Α	Α	A A	A A	A	Α	Α	Α	Α	A	4 Δ	Α	Α
Bit number			31 3	0 29	28	27	26	25 :	24 2	23 2	22 2	21 2	0 19	9 18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0

6.36.4.16 RR[6]

Address offset: 0x618

Reload request 6


			Reload	0x6	E52	463	5				Val	ue t	o re	que	st a	relo	ad (of th	ie v	/atcl	ndo	g tin	ner								
Α	W	RR									Rel	oad	req	ues	t reg	iste	r														
ID																															
Rese	t 0x000	00000		0	0	0 0	0	0	0	0	0	0	0 (0 0	0	0	0	0 (0 (0	0	0	0	0	0	0	0	0 (0	0	0
ID				Α	A	A A	Δ Δ	A	Α	Α	Α	Α	A	Δ Δ	A	Α	Α	A A	Δ .	A A	Α	Α	Α	Α	Α	Α	Α	A A	A	Α	Α
Bit nu	umber			31	30 2	29 2	8 2	7 26	25	24	23	22 :	21 2	0 19	9 18	17	16	15 1	4 1	3 12	11	10	9	8	7	6	5	4 3	2	1	0

6.36.4.17 RR[7]

Address offset: 0x61C

Reload request 7

4413_417 v1.11



6.36.5 Electrical specification

6.36.5.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
t _{WDT}	Time out interval	458 μs		36 h	



7 Hardware and layout

7.1 Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the chip.

The nRF52840 device provides flexibility regarding GPIO pin routing and configuration. However, some pins have limitations or recommendations for pin configurations and uses.

7.1.1 aQFN73 ball assignments

The ball assignment figure and table in the following section describe the assignments for this variant of the chip.




Figure 212: aQFN73 ball assignments, top view



Pin	Name	Function	Description	Recommended usage
A8	P0.31	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN7	Analog input	Analog input	only
A10	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
	AIN5	Analog input	Analog input	only
A12	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
	AIN0	Analog input	Analog input	only
A14	P1.15	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
				only
A16	P1.13	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
				only
A18	DEC2	Power	1.3 V regulator supply decoupling	0. 1 11. 1 6 1/0
A20	P1.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
A22	VDD	Power	Power supply	only
A23	XC2	Analog input	Connection for 32 MHz crystal	
B1	VDD	Power	Power supply	
В3	DCC	Power	DC/DC converter output	
B5	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (pin
				E24)
В7	VSS	Power	Ground	
В9	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/C
	AIN6	Analog input	Analog input	only
B11	P0.28	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN4	Analog input	Analog input	only
B13	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN1	Analog input	Analog input	only
B15	P1.14	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
B17	P1.12	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
B19	P1.11	Digital I/O	General purpose I/O	only Standard drive, low frequency I/O
D13	1 1.11	Digital I/O	deficial purpose i/o	only
B24	XC1	Analog input	Connection for 32 MHz crystal	
C1	DEC1	Power	1.1 V regulator supply decoupling	
D2	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32.768 kHz crystal	
D23	DEC3	Power	Power supply, decoupling	
E24	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (pin
				B5)
F2	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32.768 kHz crystal	
F23	VSS_PA	Power	Ground (radio supply)	
G1	P0.26	Digital I/O	General purpose I/O	
H2	P0.27	Digital I/O	General purpose I/O	Con Potorones sireuitar en
H23	ANT	RF	Single-ended radio antenna connection	See Reference circuitry on page 937 for guidelines on how to
				ensure good RF performance
J1	P0.04	Digital I/O	General purpose I/O	, 2.1.1. p. 2.1.2.
	AIN2	Analog input	Analog input	
J24	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
		J , -	W. F. T. 7	only
				•





5.				
Pin	Name	Function	Description	Recommended usage
K2	NFC2 P0.05	NFC input	NFC antenna connection General purpose I/O	
NZ	PU.U5	Digital I/O	General purpose 1/O	
	AIN3	Analog input	Analog input	
L1	P0.06	Digital I/O	General purpose I/O	
L24	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC1	NFC input	NFC antenna connection	Offig
M2	P0.07	Digital I/O	General purpose I/O	
	TRACECLK	Trace clock	Trace buffer clock	
N1	P0.08	Digital I/O	General purpose I/O	
N24	DEC5	Power	1.3 V regulator supply decoupling for build codes	
	Not connected		Dxx and earlier.	
			Not connected for build codes Fxx and later.	
P2	P1.08	Digital I/O	General purpose I/O	
P23	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
R1	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
R24	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
T2	P0.11	Digital I/O	General purpose I/O	
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
T23	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
U1	P0.12	Digital I/O	General purpose I/O	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
U24	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
V23	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
W1	VDD	Power	Power supply	
W24	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
Y2	VDDH	Power	High voltage power supply	Olliy
Y23	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	<u>-</u>	5 ·· , ·	, . , . , .	only
AA24	SWDCLK	Debug	Serial wire debug clock input for debug and	
			programming	
AB2	DCCH	Power	DC/DC converter output	
AC5	DECUSB	Power	USB 3.3 V regulator supply decoupling	
AC9	P0.14	Digital I/O	General purpose I/O	
AC11	P0.16	Digital I/O	General purpose I/O	
AC13	P0.18	Digital I/O	General purpose I/O	QSPI/CSN
	nRESET		Configurable as pin RESET	
AC15	P0.19	Digital I/O	General purpose I/O	QSPI/SCK
AC17	P0.21	Digital I/O	General purpose I/O	QSPI
AC19	P0.23	Digital I/O	General purpose I/O	QSPI
AC21	P0.25	Digital I/O	General purpose I/O	
AC24	SWDIO	Debug	Serial wire debug I/O for debug and programming	
AD2	VBUS	Power	5 V input for USB 3.3 V regulator	
AD4	D-	USB	USB D-	
AD6	D+	USB	USB D+	



Pin	Name	Function	Description	Recommended usage			
AD8	P0.13	Digital I/O	General purpose I/O				
AD10	P0.15	Digital I/O	General purpose I/O				
AD12	P0.17	Digital I/O	General purpose I/O				
AD14	VDD	Power	Power supply				
AD16	P0.20	Digital I/O	General purpose I/O				
AD18	P0.22	Digital I/O	General purpose I/O QSPI				
AD20	P0.24	Digital I/O	General purpose I/O				
AD22	P1.00	Digital I/O	General purpose I/O	QSPI			
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]				
			Serial wire output (SWO)				
AD23	VDD	Power	Power supply				
Die pad	VSS	Power	Ground pad	Exposed die pad must be			
				connected to ground (VSS) for			
				proper device operation			

Table 61: aQFN73 ball assignments

Note: For more information on standard drive, see GPIO — General purpose input/output on page 322. Low frequency I/O is a signal with a frequency up to 10 kHz.

7.1.2 QFN48 pin assignments

The pin assignment figure and table describe the assignments for this variant of the chip.

Note: VDD and VDDH are shortcircuited inside the package. Therefore the device is only usable in Normal Voltage supply mode, and not High Voltage supply mode.




Figure 213: QFN48 pin assignments, top view



Pin	Name	Function	Description	Recommended usage
Left side of the	chip			
1	DEC1	Power	1.1 V Digital supply decoupling	
2	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32.768 kHz crystal	
3	P0.01	Digital I/O	General purpose I/O	
4	XL2 P0.04	Analog input Digital I/O	Connection for 32.768 kHz crystal	
4	PU.U4	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
5	P0.05	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
6	P0.07	Digital I/O	General purpose I/O	
	TRACECLK	Trace clock	Trace buffer clock	
7	P0.08	Digital I/O	General purpose I/O	
8	P1.08	Digital I/O	General purpose I/O	
9	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
10	P0.11	Digital I/O	General purpose I/O	
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
11	P0.12	Digital I/O	General purpose I/O	
43	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
12 Bottom side of	VDD	Power	Power supply	
13	P0.13	Digital I/O	General purpose I/O	
14	P0.14	Digital I/O	General purpose I/O	
15	P0.17	Digital I/O	General purpose I/O	
16	P0.18	Digital I/O	General purpose I/O	QSPI/CSN
	nRESET		Configurable of his DECET	
17	VDD	Power	Configurable as pin RESET Power supply	
18	P0.19	Digital I/O	General purpose I/O	QSPI/SCK
19	P0.20	Digital I/O	General purpose I/O	Q31.1/3-30.1
20	P0.21	Digital I/O	General purpose I/O	QSPI
21	P0.22	Digital I/O	General purpose I/O	QSPI
22	P0.23	Digital I/O	General purpose I/O	QSPI
23	P0.24	Digital I/O	General purpose I/O	
24	P1.00	Digital I/O	General purpose I/O	QSPI
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]	
			• •	
Right side of the	n chin		Serial wire output (SWO)	
25	VDD	Power	Power supply	
26	SWDIO	Debug	Serial wire debug I/O for debug and programming	
27	SWDCLK	Debug	Serial wire debug clock input for debug and	
		•	programming	
28	NC		Not connected	
29	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	NFC1	NFC input	NFC antenna connection	only
30	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
		-		only
	NFC2	NFC input	NFC antenna connection	•





Pin	Name	Function	Description	Recommended usage	
31	ANT	RF	Single-ended radio antenna connection	See Reference circuitry on page	
				937 for guidelines on how to	
				ensure good RF performance	
32	VSS_PA	Power	Ground (radio supply)		
33	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (pin 46)	
34	DEC3	Power	Power supply, decoupling		
35	XC1	Analog input	Connection for 32 MHz crystal		
36	XC2	Analog input	Connection for 32 MHz crystal		
Top side of the o	hip				
37	VDD	Power	Power supply		
38	P1.15	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only	
39	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
	AIN1	Analog input	Analog input	only	
40	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
				only	
	AIN0	Analog input	Analog input	·	
41	P0.28	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
	AIN4	Analog input	Analog input	only	
42	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
	AIN5	Analog input	Analog input	only	
43	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
	AIN6	Analog input	Analog input	only	
44	P0.31	Digital I/O	General purpose I/O	Standard drive, low frequency I/O	
44	r0.51	Digital I/O	General purpose 1/O	only	
	AIN7	Analog input	Analog input	Offiny	
45	VSS	Power	Ground		
46	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (pin	
				33)	
47	DCC	Power	DC/DC converter output		
48	VDD	Power	Power supply		
Backside of the chip					
Die pad	VSS	Power	Ground pad	Exposed die pad must be	
				connected to ground (VSS) for	
				proper device operation	

Table 62: QFN48 pin assignments

7.1.3 WLCSP ball assignments

The ball assignment figure and table describe the assignments for this variant of the chip.






Figure 214: WLCSP ball assignments, top view



Pin	Name	Function	Description	Recommended usage
A1	XC1	Analog input	Connection for 32 MHz crystal	
A2	XC2	Analog input	Connection for 32 MHz crystal	
A3	P1.11	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A4	P1.13	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A5	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN1	Analog input	Analog input	only
A6	P0.28 AIN4	Digital I/O Analog input	General purpose I/O Analog input	Standard drive, low frequency I/O only
A7	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
7.0		-		only
A8	AIN6 DEC4	Analog input Power	Analog input	
Ao	DEC4	rowei	1.3 V regulator supply decoupling Must be connected to DEC6 (pin C2)	
A9	DCC	Power	DC/DC converter output	
A10	DEC1	Power	1.1 V regulator supply decoupling	
В3	VDD	Power	Power supply	
B4	P1.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
B5	P1.14	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
B6	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN0	Analog input	Analog input	only
В7	VSS	Power	Ground	
B8	VDD	Power	Power supply	
B9	P0.00 XL1	Digital I/O Analog input	General purpose I/O Connection for 32.768 kHz crystal	
B10	P0.01	Digital I/O	General purpose I/O	
510	XL2	Analog input	Connection for 32.768 kHz crystal	
C1	VSS_PA	Power	Ground (radio supply)	
C2	DEC6	Power	1.3 V regulator supply decoupling	
C4	\/CC	Davis	Must be connected to DEC4 (pin A8)	
C4 C5	VSS P1.12	Power Digital I/O	Ground General purpose I/O	Standard drive, low frequency I/O only
C6	P1.15	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
C7	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	AIN5	Analog input	Analog input	only
C8	P0.31 AIN7	Digital I/O Analog input	General purpose I/O Analog input	Standard drive, low frequency I/O only
C9	P0.26	Digital I/O	General purpose I/O	
C10	P0.04	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
D3	VSS	Power	Ground	
D4	VSS	Power	Ground	
D5	VSS	Power	Ground	
D6	VSS	Power	Ground	
D7	VSS	Power	Ground	
D8	VSS	Power	Ground	





Pin	Name	Function	Description	Recommended usage
D9	P0.27	Digital I/O	General purpose I/O	
D10	P0.05	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
E1	ANT	RF	Single-ended radio antenna connection	See Reference circuitry on page
				937 for guidelines on how to
				ensure good RF performance
E2	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	NFC2	NFC input	NFC antenna connection	only
E3	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
23	. 1.00	5.6.00.17.0	General parpose 1, G	only
E4	VSS	Power	Ground	- ,
E5	VSS	Power	Ground	
E6	VSS	Power	Ground	
E7	VSS	Power	Ground	
E8	VSS	Power	Ground	
E9	P0.06	Digital I/O	General purpose I/O	
E10	P0.08	Digital I/O	General purpose I/O	
F1	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
	NFC1	NFC input	NFC antenna connection	only
F2	DEC5	Power	1.3 V regulator supply decoupling for build codes	
			Dxx and earlier.	
	Not connected		N	
F2	D4 02	D: 11 11/0	Not connected for build codes Fxx and later.	5
F3	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
F4	VSS	Power	Ground	only
F5	VSS	Power	Ground	
F6	VSS	Power	Ground	
F7	VSS	Power	Ground	
F8	VSS	Power	Ground	
F9	P0.07	Digital I/O	General purpose I/O	
		•		
540	TRACECLK	Trace clock	Trace buffer clock	
F10	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
G1	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
G2	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
G3	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
G4	VSS	Power	Ground	
G5	VSS	Power	Ground	
G6	VSS	Power	Ground	
G7	VSS	Power	Ground	
G8	VSS	Power	Ground	
G9	P1.08	Digital I/O	General purpose I/O	
G10	P0.12	Digital I/O	General purpose I/O	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
H1	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O
				only
H2	SWDCLK	Digital input	Serial wire debug clock input for debug and	Offig





Pin	Name	Function	Description	Recommended usage		
H4	P0.24	Digital I/O	General purpose I/O			
H5	P0.23	Digital I/O	General purpose I/O QSPI			
H6	P0.16	Digital I/O	General purpose I/O			
H7	P0.13	Digital I/O	General purpose I/O			
H8	P0.11	Digital I/O	General purpose I/O			
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]			
Н9	DCCH	Power	DC/DC converter output			
H10	VDD	Power	Power supply			
J1	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O		
		•		only		
J2	SWDIO	Digital I/O	Serial wire debug I/O for debug and programming			
J3	P1.00	Digital I/O	General purpose I/O	QSPI		
	TRACERATAG	Torre data	Turne huffer TDACCDATA[0]			
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]			
			Serial wire output (SWO)			
J4	P0.21	Digital I/O	General purpose I/O	QSPI		
J5	P0.20	Digital I/O	General purpose I/O			
J6	P0.17	Digital I/O	General purpose I/O			
J7	P0.14	Digital I/O	General purpose I/O			
J8	D-	USB	USB D-			
J9	VBUS	Power	5 V input for USB 3.3 V regulator			
J10	VDDH	Power	High voltage power supply			
K1	VDD	Power	Power supply			
K2	P0.25	Digital I/O	General purpose I/O			
К3	P0.22	Digital I/O	General purpose I/O	QSPI		
K4	P0.19	Digital I/O	General purpose I/O	QSPI/SCK		
K5	VDD	Power	Power supply			
К6	P0.18	Digital I/O	General purpose I/O	QSPI/CSN		
	nRESET		Configurable as pin reset			
K7	P0.15	Digital I/O	General purpose I/O			
к8	D+	USB	USB D+			
К9	DECUSB	Power	USB 3.3 V regulator supply decoupling			
K10	VSS	Power	Ground			
0	. 55					

Table 63: WLCSP ball assignments

Note: For more information on standard drive, see GPIO — General purpose input/output on page 322. Low frequency I/O is a signal with a frequency up to 10 kHz.

7.2 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.

7.2.1 aQFN73 7 x 7 mm package

Dimensions in millimeters for the aQFN73 7 x 7 mm package.






Figure 215: aQFN73 7 x 7 mm package

	Α	A1	A2	А3	b	D, E	D2, E2	е	e1	e2
Min.		0.00			0.20	6.90	4.75			
Nom.			0.675	0.13	0.25	7.00	4.85	0.50	2.75	0.559
Max.	0.85	0.08			0.30	7.10	4.95			

Table 64: aQFN73 dimensions in millimeters

7.2.2 QFN48 6 x 6 mm package

Dimensions in millimeters for the QFN48 6 x 6 mm package.




Figure 216: QFN48 6 x 6 mm package



	Α	A1	А3	b	D, E	D2, E2	е	K	L
Min.	0.80	0.00		0.15	5.9	4.5		0.2	0.35
Nom.	0.85	0.035	0.203	0.20	6.0	4.6	0.4		0.40
Max.	0.90	0.05		0.25	6.1	4.7			0.45

Table 65: QFN48 dimensions in millimeters

7.2.3 WLCSP 3.544 x 3.607 mm package

Dimensions in millimeters for the WLCSP 3.544 x 3.607 mm package.




Figure 217: WLCSP 3.544 x 3.607 mm package

	Α	A1	А3	b	D	E	D2	E2	е	К	L
Min.	0.464	0.148	0.303	0.184	3.514	3.577					
Nom.	0.489		0.325		3.544	3.607	3.15	3.15	0.35	1.575	1.575
Max.	0.514	0.18	0.347	0.244	3.574	3.637					

Table 66: WLCSP dimensions in millimeters

7.3 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from the product page for the nRF52840 on www.nordicsemi.com.

In this section there are reference circuits for QIAA aQFN73, QFAA QFN48, and CKAA WLCSP showing the components and component values to support on-chip features in a design.

Note: This is not a complete list of configurations, but all required circuitry is shown for further configurations.

Some general guidance is summarized here:



- External supply from VDD is only available when power is supplied to VDDH. External supply is annotated with the VEXT net name.
- When supplying power from a USB source only, VBUS must be connected to VDDH if USB is to be used.
- Components required for DC/DC function are only needed if DC/DC mode is enabled for that regulator.
- NFC can be used in any configuration.
- USB can be used in any configuration as long as VBUS is supplied by the USB host.
- The schematics include an optional series resistor on the USB supply for improved immunity to transient overvoltage during VBUS connection. Using the series resistor is recommended for new designs.
- Two component values for the RF-Match network for the QIAA aQFN73 package are given and referred to as v1.0 and v1.1 in the following tables. The reference schematics use v1.1 component values, which are recommended for new designs to improve the margin for spurious emissions during regulatory approval tests. However, both v1.0 and v1.1 are valid and can be used. All other RF parameters are unchanged.
- A new reference design with four-component RF match has been added for the QIAA aQFN73 package.
 The four-component RF match improves harmonic suppression when using Radio with TXPOWER equal
 to 5dBm or above. However, previous 3 component RF-match designs are valid and can be used. Using
 this four-component RF match is recommended for new designs.

Circuit configurations for QIAA aQFN73

Config no.	Supply configuration	n	Features that can be enabled for each configuration example						
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC		
Config. 1	USB (VDDH = VBUS)	N/A	Yes	No	No	Yes	No		
Config. 2	Battery/Ext. regulator	N/A	Yes	No	No	Yes	No		
Config. 3	N/A	Battery/ Ext. regulator	No	No	No	Yes	No		
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No		
Config. 5	N/A	Battery/ Ext. regulator	No	No	Yes	Yes	Yes		
Config. 6	N/A	Battery/ Ext. regulator	No	No	No	No	No		
Config. 7 ¹	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No		

Table 67: Circuit configurations



¹Reference design with four-component RF match.

Circuit configurations for QFAA QFN48

Config no.	Supply configuration		Features that can be enabled for each configuration example					
	VDDH ¹	VDD	EXTSUPPLY ²	DCDCEN0 ³	DCDCEN1	USB ⁴	NFC	
Config. 1	N/A	Battery/Ext. regulator	N/A	N/A	Yes	N/A	No	

Table 68: Circuit configurations

Circuit configurations for CKAA WLCSP

Config no.	Supply configura	tion	Features that can be enabled for each configuration example					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 1	USB (VDDH = VBUS)	N/A	Yes	No	No	Yes	No	
Config. 2	Battery/Ext. regulator	N/A	Yes	No	No	Yes	No	
Config. 3	N/A	Battery/Ext. regulator	No	No	No	Yes	No	
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No	
Config. 5	N/A	Battery/Ext. regulator	No	No	Yes	Yes	Yes	
Config. 6	N/A	Battery/Ext. regulator	No	No	No	No	No	

Table 69: Circuit configurations

7.3.1 Circuit configuration no. 1 for QIAA aQFN73

Circuit configuration number 1 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 1	USB (VDDH = VBUS)	N/A	Yes	No	No	Yes	No	

Table 70: Configuration summary for circuit configuration no. 1



¹High Voltage supply mode cannot be used because the VDDH pin is not routed in the QFN48 package.

 $^{^{2}}$ The external supply feature cannot be used because the VDDH pin is not routed in the QFN48 package.

³DCDC for REG0 stage cannot be used because the VDDH pin is not routed in the QFN48 package.

⁴USBD cannot be used because the USB pins are not routed in the QFN48 package.




Figure 218: Circuit configuration no. 1 schematic



Designator	Value v1.0	Value v1.1	Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF	0.8 pF	Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF		Capacitor, X7R, ±10%	0603
C9	820 pF		Capacitor, NPO, ±5%	0402
			Not required for Fxx and later	
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
C19	4.7 μF		Capacitor, X7S, ±10%	0603
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
R1	2R2		Resistor ±1%, 0.063W	0402
U1	nRF52840-QIA	AA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 71: Bill of material for circuit configuration no. 1

7.3.2 Circuit configuration no. 2 for QIAA aQFN73

Circuit configuration number 2 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no.	Supply configuration	Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC
Config. 2	Battery/Ext. regulator	N/A	Yes	No	No	Yes	No

Table 72: Configuration summary for circuit configuration no. 2






Figure 219: Circuit configuration no. 2 schematic



Designator	Value v1.0	Value v1.1	Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF	0.8 pF	Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF		Capacitor, X7R, ±10%	0603
С9	820 pF		Capacitor, NPO, ±5%	0402
			Not required for Fxx and later	
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
C19, C21	4.7 μF		Capacitor, X7S, ±10%	0603
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
U1	nRF52840-QIA	AA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 73: Bill of material for circuit configuration no. 2

7.3.3 Circuit configuration no. 3 for QIAA aQFN73

Circuit configuration number 3 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features						
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC		
Config. 3	N/A	Battery/Ext. regulator	No	No	No	Yes	No		

Table 74: Configuration summary for circuit configuration no. 3






Figure 220: Circuit configuration no. 3 schematic



Designator	Value v1.0	Value v1.1	Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF	0.8 pF	Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF		Capacitor, X7R, ±10%	0603
C9	820 pF		Capacitor, NPO, ±5%	0402
			Not required for Fxx and later	
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
C21	4.7 μF		Capacitor, X7S, ±10%	0603
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
U1	nRF52840-QIA	Ā	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 75: Bill of material for circuit configuration no. 3

7.3.4 Circuit configuration no. 4 for QIAA aQFN73

Circuit configuration number 4 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no.	Supply configuration	Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No

Table 76: Configuration summary for circuit configuration no. 4






Figure 221: Circuit configuration no. 4 schematic for QIAA aQFN73



Designator	Value v1.0 Value v1.1		Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF	0.8 pF	Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF		Capacitor, X7R, ±10%	0603
C9	820 pF		Capacitor, NPO, ±5%	0402
			Not required for Fxx and later	
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
C16	47 nF		Capacitor, X7R, ±10%	0402
C19, C21	4.7 μF		Capacitor, X7S, ±10%	0603
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 μΗ		Chip inductor, IDC, min = 50 mA, ±20%	0603
L3	15 nH		High frequency chip inductor ±10%	0402
L4	10 μΗ		Chip inductor, IDC, min = 80 mA, ±20%	0603
U1	nRF52840-QIA	A	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 77: Bill of material for circuit configuration no. 4

7.3.5 Circuit configuration no. 5 for QIAA aQFN73

Circuit configuration number 5 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 5	N/A	Battery/Ext. regulator	No	No	Yes	Yes	Yes	

Table 78: Configuration summary for circuit configuration no. 5






Figure 222: Circuit configuration no. 5 schematic



Designator	Value v1.0 Value v1.1		Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF 0.8 pF		Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF		Capacitor, X7R, ±10%	0603
C9	820 pF		Capacitor, NPO, ±5%	0402
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
C16	47 nF		Capacitor, X7R, ±10%	0402
C21	4.7 μF		Capacitor, X7S, ±10%	0603
CT1, CT2, CT3, CT4	Antenna depe	ndent	Capacitor, NPO, ±5%	0402
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 μΗ		Chip inductor, IDC, min = 50 mA, ±20%	0603
L3	15 nH		High frequency chip inductor ±10%	0402
U1	nRF52840-QIA	ΛA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 79: Bill of material for circuit configuration no. 5

7.3.6 Circuit configuration no. 6 for QIAA aQFN73

Circuit configuration number 6 for QIAA aQFN73, showing the schematic and the bill of materials.

Config no. Supply configuration		guration	Enabled features						
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC		
Config. 6	N/A	Battery/Ext. regulator	No	No	No	No	No		

Table 80: Configuration summary for circuit configuration no. 6






Figure 223: Circuit configuration no. 6 schematic



Designator	Value v1.0	Value v1.1	Description	Footprint
C1, C2, C17, C18	12 pF		Capacitor, NPO, ±2%	0402
C3	1 pF	0.8 pF	Capacitor, NPO, ±10%	0402
C4	1 pF	0.5 pF	Capacitor, NPO, ±10%	0402
C5, C7, C8, C12	100 nF		Capacitor, X7R, ±10%	0402
C6	4.7 μF		Capacitor, X7R, ±10%	0603
C9	820 pF		Capacitor, NPO, ±5%	0402
			Not required for Fxx and later	
C10, C13, C22	N.C.		Not mounted	0402
C11	100 pF		Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF		Capacitor, X7R, ±10%	0603
L1	3.9 nH	4.7 nH	High frequency chip inductor ±5%	0402
U1	nRF52840-QIAA		Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz		XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz		XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 81: Bill of material for circuit configuration no. 6

7.3.7 Circuit configuration no. 7 for QIAA aQFN73

Circuit configuration number 7 for QIAAaQFN73, showing the schematic and the bill of materials.

This circuit configuration includes a four-component RF match for improved harmonic suppression when using RADIO with TXPOWER \geq 5 dBm.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 7	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No	

Table 82: Configuration summary for circuit configuration no. 7






Figure 224: Circuit configuration no. 7 schematic for QIAA aQFN73



Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0402
C3	1 pF	Capacitor, NPO, ±5%	0402
C4	1.2 pF	Capacitor, NPO, ±5%	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0402
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, NPO, ±5%	0402
		Not required for Fxx and later	
C10, C13	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NPO, ±5%	0402
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C16	47 nF	Capacitor, X7R, ±10%	0402
C19, C21	4.7 μF	Capacitor, X7S, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 μΗ	Chip inductor, IDC, min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
L4	10 μΗ	Chip inductor, IDC, min = 80 mA, ±20%	0603
L5	2.2 nH	High frequency chip inductor ±5%	0402
U1	nRF52840-QIAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
Х2	32.768 kHz	XTAL SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_3215

Table 83: Bill of material for circuit configuration no. 7

7.3.8 Circuit configuration no. 1 for QFAA QFN48

Circuit configuration number 1 for QFAA QFN48, showing the schematic and the bill of materials.

Config no. Supply configuration VDDH VDD	Supply configuration		Enabled features					
	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC			
Config. 1	N/A	Battery/Ext. regulator	N/A	N/A	Yes	N/A	No	

Table 84: Configuration summary for circuit configuration no. 1






Figure 225: Circuit configuration no. 1 schematic



Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±10%	0201
C4	1.2 pF	Capacitor, NPO, ±10%	0201
C5, C6, C7, C8, C12	100 nF	Capacitor, X5R, ±10%	0201
C10	N.C.	Not mounted	0201
C11	100 pF	Capacitor, NPO, ±5%	0201
C13, C14	1.0 μF	Capacitor, X5R, ±10%	0402
C15	47 nF	Capacitor, X5R, ±10%	0201
L1	4.7 nH	High frequency chip inductor ±5%	0201
L2	2.2 nH	High frequency chip inductor ±5%	0201
L3	10 μΗ	Chip inductor, IDC, min = 50 mA, ±20%	0603
L4	15 nH	High frequency chip inductor ±10%	0402
U1	nRF52840- QFAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN48
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±30 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 85: Bill of material for circuit configuration no. 1

7.3.9 Circuit configuration no. 1 for CKAA WLCSP

Circuit configuration number 1 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH VDD		EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 1	USB (VDDH = VBUS)	N/A	Yes	No	No	Yes	No	

Table 86: Configuration summary for circuit configuration no. 1






Figure 226: Circuit configuration no. 1 schematic for CKAA WLCSP

Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, X7R, ±10% Not required for Fxx and later	0201
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C19	4.7 μF	Capacitor, X7S, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0201
L5	4.7 nH	High frequency chip inductor ±5%	0201
R1	2R2	Resistor, ±1%, 0.05W	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 87: Bill of material for circuit configuration no. 1

7.3.10 Circuit configuration no. 2 for CKAA WLCSP

Circuit configuration number 2 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 2	Battery/Ext. regulator	N/A	Yes	No	No	Yes	No	

Table 88: Configuration summary for circuit configuration no. 2






Figure 227: Circuit configuration no. 2 schematic for CKAA WLCSP

Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
С3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
С9	820 pF	Capacitor, X7R, ±10% Not required for Fxx and later	0201
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C19, C21	4.7 μF	Capacitor, X7S, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0201
L5	4.7 nH	High frequency chip inductor ±5%	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 89: Bill of material for circuit configuration no. 2

7.3.11 Circuit configuration no. 3 for CKAA WLCSP

Circuit configuration number 3 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no. Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC
Config. 3	N/A	Battery/Ext. regulator	No	No	No	Yes	No

Table 90: Configuration summary for circuit configuration no. 3






Figure 228: Circuit configuration no. 3 schematic for CKAA WLCSP



Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
С9	820 pF	Capacitor, X7R, ±10%	0201
		Not required for Fxx and later	
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C21	4.7 μF	Capacitor, X7S, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0201
L5	4.7 nH	High frequency chip inductor ±5%	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 91: Bill of material for circuit configuration no. 3

7.3.12 Circuit configuration no. 4 for CKAA WLCSP

Circuit configuration number 4 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features				
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	Yes	Yes	No

Table 92: Configuration summary for circuit configuration no. 4






Figure 229: Circuit configuration no. 4 schematic for CKAA WLCSP

Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
C9	820 pF	Capacitor, X7R, ±10% Not required for Fxx and later	0201
C14 C15	1.0	·	0003
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C16	47 nF	Capacitor, X7R, ±10%	0201
C19, C21	4.7 μF	Capacitor, X7S, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0201
L2	10 μΗ	Chip inductor, IDC, min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
L4	10 μΗ	Chip inductor, IDC, min = 80 mA, ±10%	0603
L5	4.7 nH	High frequency chip inductor ±5%	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 93: Bill of material for circuit configuration no. 4

7.3.13 Circuit configuration no. 5 for CKAA WLCSP

Circuit configuration number 5 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 5	N/A	Battery/Ext. regulator	No	No	Yes	Yes	Yes	

Table 94: Configuration summary for circuit configuration no. 5






Figure 230: Circuit configuration no. 5 schematic for CKAA WLCSP



Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6, C20	4.7 μF	Capacitor, X7R, ±10%	0603
С9	820 pF	Capacitor, X7R, ±10%	0201
		Not required for Fxx and later	
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
C16	47 nF	Capacitor, X7R, ± 10%	0201
C21	4.7 μF	Capacitor, X7S, ± 10%	0603
CT1, CT2, CT3, CT4	Antenna dependent	Capacitor, X7R, ± 10%	0201
L1	3.9 nH	High frequency chip inductor ±5%	0201
L2	10 μΗ	Chip inductor, IDC, min = 50 mA, ±20%	0603
L3	15 nH	High frequency chip inductor ±10%	0402
L5	4.7 nH	High frequency chip inductor ±5%	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 95: Bill of material for circuit configuration no. 5

7.3.14 Circuit configuration no. 6 for CKAA WLCSP

Circuit configuration number 6 for CKAA WLCSP, showing the schematic and the bill of materials.

Config no.	Supply configuration		Enabled features					
	VDDH	VDD	EXTSUPPLY	DCDCEN0	DCDCEN1	USB	NFC	
Config. 6	N/A	Battery/Ext. regulator	No	No	No	No	No	

Table 96: Configuration summary for circuit configuration no. 6






Figure 231: Circuit configuration no. 6 schematic for CKAA WLCSP



Designator	Value	Description	Footprint
C1, C2, C17, C18	12 pF	Capacitor, NPO, ±2%	0201
C3	1.0 pF	Capacitor, NPO, ±5%	0201
C5, C7, C8, C12	100 nF	Capacitor, X7R, ±10%	0201
C6	4.7 μF	Capacitor, X7R, ±10%	0603
С9	820 pF	Capacitor, X7R, ±10% Not required for Fxx and later	0201
C14, C15	1.0 μF	Capacitor, X7R, ±10%	0603
L1	3.9 nH	High frequency chip inductor ±5%	0201
L5	4.7 nH	High frequency chip inductor ±5%	0201
U1	nRF52840- CKAA	Multiprotocol Bluetooth low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-94
X1	32 MHz	XTAL SMD 2016, 32 MHz, Cl=8 pF, Total Tol: ±40 ppm	XTAL_2016
X2	32.768 kHz	XTAL SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: ±50 ppm	XTAL_2012

Table 97: Bill of material for circuit configuration no. 6

7.3.15 PCB guidelines

A well designed PCB is necessary to achieve good RF performance. Poor layout can lead to loss in performance or functionality.

A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from www.nordicsemi.com.

To ensure optimal performance it is essential that you follow the schematics and layout references closely. Especially in the case of the antenna matching circuitry (components between device pin ANT and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All reference circuits are designed for use with a 50 Ω single-ended antenna.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal RF performance. On PCBs with more than two layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pin ANT and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the RF pin ANT and the antenna, to match the antenna impedance (normally 50 Ω) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in the recommended aQFN73 package reference circuitry from Circuit configuration no. 1 for QIAA aQFN73 on page 939, the recommended QFN48 reference circuitry from Circuit configuration no. 1 for QFAA QFN48 on page 953, or the recommended WLCSP reference circuitry from Circuit configuration no. 1 for CKAA WLCSP on page 955 depending on the package variant used in your design.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground

NORDIC*

plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Fast switching digital signals should not be routed close to the crystal or the power supply lines. Capacitive loading of fast switching digital output lines should be minimized in order to avoid radio interference. Avoid routing the 32MHz crystal lines close to antenna line and antenna ground.

7.3.16 PCB layout example

The PCB layout shown in the following figures is a reference layout for the aQFN $^{\text{TM}}$ package with internal LDO setup and VBUS supply.

Note: Pay attention to how the capacitor C3 is grounded. It is not directly connected to the ground plane, but grounded via VSS_PA pin F23. This is done to create additional filtering of harmonic components.

For all available reference layouts, see the product page for the nRF52840 on www.nordicsemi.com.




Figure 232: Top silk layer




Figure 233: Top layer






Figure 234: Mid layer 1




Figure 235: Mid layer 2




Figure 236: Bottom layer

Note: No components in bottom layer.

7.3.17 PMIC support

The nRF52 Series is comprehensively supported by Nordic Semiconductor's own range of PMICs (Power Management Integrated Circuits). These PMICs are meticulously designed to enhance the performance and efficiency of the nRF52 Series devices. This integration ensures the longest battery life and the highest reliability for the end application. The synergy between the nRF52 Series and the Nordic PMICs highlights



Nordic Semiconductor's commitment to providing a complete and cohesive solution for their customers' needs in wireless technology applications.

7.4 Package thermal characteristics

A summary of the thermal characteristics for the different packages available for the IC can be found below.

Symbol	Package	Тур.	Unit	
θ _{JA,aQFN73}	aQFN73	24.11	°C/W	
$\theta_{JA,QFN48}$	QFN48	22.37	°C/W	
$\theta_{JA,WLCSP}$	WLCSP	36.55	°C/W	

Table 98: Package thermal characteristics

Values obtained by simulation following the EIA/JESD51-2 for still air condition using JEDEC PCB.

7.5 Package Variation

The following describes the variation between this specification and a specific device package.

7.5.1 QFN48

The following section describes the package variation of the QFN48 package.

- The QFN48 package does not support USBD.
- VDD and VDDH are short circuited inside the QFN48 package. Therefore the device is only usable in Normal Voltage supply mode, and not High Voltage supply mode. See POWER — Power supply on page 81 for more information.

The parameter variation when using the QFN48 package is as following:

Symbol	Min.	Тур.	Max.	Unit
P _{SENS,IT,SP,1M,BLE}		-95		dBm
P_{RF}		7.5 ⁴⁵		dBm

Table 99: QFN48 package parameter variation



⁴⁵ Achieved using Pos8dBm setting in RADIO.TXPOWER

8

Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC enable	1.7	3.0	3.6	V
VDD _{POR}	VDD supply voltage needed during power-on reset	1.75			V
VDDH	VDDH supply voltage, independent of DCDC enable	2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage	4.35	5.0	5.5	V
t_{R_VDD}	Supply rise time (0 V to 1.7 V)			60	ms
t_{R_VDDH}	Supply rise time (0 V to 3.7 V)			100	ms
TA	Operating temperature	-40	25	85	°C
T _J	Junction temperature			90	°C

Table 100: Recommended operating conditions

Note: The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.

8.1 WLCSP light sensitivity

All WLCSP package variants are sensitive to visible and close-range infrared light. This means that a final product design must shield the chip properly, either by final product encapsulation or by shielding/coating of the WLCSP device.

Some WLCSP package variants have a backside coating, where the marking side of the device is covered with a light absorbing film, while the side edges and the ball side of the device are still exposed and need to be protected. Other WLCSP package variants do not have any such protection.

The WLCSP package variant CKAA has a backside coating.



9 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.⁴⁶

	Note	Min.	Max.	Unit
Supply voltages				
VDD		-0.3	+3.9	V
VDDH		-0.3	+5.8	V
VBUS		-0.3	+5.8	V
VSS			0	V
I/O pin voltage				
V _{I/O} , VDD ≤3.6 V		-0.3	VDD + 0.3	V
V _{I/O} , VDD >3.6 V		-0.3	3.9	V
NFC antenna pin current				
I _{NFC1/2}			80	mA
Radio				
RF input level			10	dBm
Environmental aQFN73 package				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		2	kV
ESD HBM Class	Human Body Model Class		2	
ESD CDM	Charged Device Model		450	V
Environmental QFN48 package				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		4	kV
ESD HBM Class	Human Body Model Class		3A	
ESD CDM	Charged Device Model		1	kV
Environmental WLCSP 3.544 x 3.607 mm pa	nckage			
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		1	
ESD HBM	Human Body Model		1	kV
ESD HBM Class	Human Body Model Class		1C	
ESD CDM	Charged Device Model		500	V
Flash memory				
Endurance		10 000		write/erase cycles
Retention at 85 °C		10		years

Table 101: Absolute maximum ratings

For accelerated life time testing (HTOL, etc) supply voltage should not exceed the recommended operating conditions max value, see Recommended operating conditions on page 971.







10 Ordering information

This chapter contains information on device marking, ordering codes, and container sizes.

10.1 Device marking

The nRF52840 package is marked as shown in the following figure. Only the first two characters of the function variant code are used in the <VV> entry.

N	5	2	8	4	0
<p< td=""><td>P></td><td><v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<></td></p<>	P>	<v< td=""><td>V></td><td><h></h></td><td><p></p></td></v<>	V>	<h></h>	<p></p>
<y< td=""><td>Y></td><td><w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<></td></y<>	Y>	<w< td=""><td>W></td><td><l< td=""><td>L></td></l<></td></w<>	W>	<l< td=""><td>L></td></l<>	L>

Figure 237: Package marking

10.2 Box labels

The following figures show the box labels used for nRF52840.



Figure 238: Inner box label






Figure 239: Outer box label

10.3 Order code

The following are the order codes and definitions for nRF52840.

n	R	F	5	2	8	4	0	-	<p< th=""><th>P></th><th><v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<></th></p<>	P>	<v< th=""><th>V></th><th>-</th><th><c< th=""><th>C></th></c<></th></v<>	V>	-	<c< th=""><th>C></th></c<>	C>

Figure 240: Order code



Abbrevitation	Definition and implemented codes
N52/nRF52	nRF52 Series product
840	Part code
<pp></pp>	Package variant code
<vv></vv>	Function variant code
<h><p><f></f></p></h>	Build code H - Hardware version code P - Production configuration code (production site, etc.) F - Firmware version code (only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<cc></cc>	Container code

Table 102: Abbreviations

10.4 Code ranges and values

Defined here are the nRF52840 code ranges and values.

<pp></pp>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QI	aQFN	7 x 7	73	0.5
QF	QFN	6 x 6	48	0.4
СК	WLCSP	3.544 x 3.607	94	0.35

Table 103: Package variant codes

<vv></vv>	Flash (kB)	RAM (kB)	Access port protection
AA	1024	256	Controlled by hardware
AA-F	1024	256	Controlled by hardware and software

Table 104: Function variant codes

<h></h>	Description
[A Z]	Hardware version/revision identifier (incremental)

Table 105: Hardware version codes



<p></p>	Description
[09]	Production device identifier (incremental)
[A Z]	Engineering device identifier (incremental)

Table 106: Production configuration codes

<f></f>	Description
[A N, P Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 107: Production version codes

<yy></yy>	Description
[0099]	Production year: 2000 to 2099

Table 108: Year codes

<ww></ww>	Description
[152]	Week of production

Table 109: Week codes

<ll></ll>	Description
[AA ZZ]	Wafer production lot identifier

Table 110: Lot codes

<cc></cc>	Description
R7	7" Reel
R	13" Reel
Т	Tray

Table 111: Container codes

10.5 Product options

Defined here are the nRF52840 product options.



Order code	MOQ ⁴⁷	Comment
nRF52840-QIAA-R7	800	Not recommended for new designs
nRF52840-QIAA-R	3000	Not recommended for new designs
nRF52840-QIAA-T	260	Not recommended for new designs
nRF52840-QIAA-F-R	3000	
nRF52840-QIAA-F-T	260	
nRF52840-QIAA-F-R7	800	
nRF52840-QFAA-F-R	3000	
nRF52840-QFAA-F-R7	1000	
nRF52840-CKAA-R	7000	Not recommended for new designs
nRF52840-CKAA-R7	1500	Not recommended for new designs
nRF52840-CKAA-F-R	7000	
nRF52840-CKAA-F-R7	1500	

Table 112: nRF52840 order codes

Order code	Description
nRF52840-DK	nRF52840 Development Kit

Table 113: Development tools order code

NORDIC*
SEMICONDUCTOR

⁴⁷ Minimum Ordering Quantity

11 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Customer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that anticipate dangerous consequences of failures, monitor failures and their consequences, and lessen the likelihood of failures that might cause harm, and to take appropriate remedial actions.

Nordic Semiconductor ASA assumes no liability for applications assistance or the design of customers' products. Customers are solely responsible for the design, validation, and testing of its applications as well as for compliance with all legal, regulatory, and safety-related requirements concerning its applications.

Nordic Semiconductor ASA's products are not designed for use in life-critical medical equipment, support appliances, devices, or systems where malfunction of Nordic Semiconductor ASA's products can reasonably be expected to result in personal injury. Customer may not use any Nordic Semiconductor ASA's products in life-critical medical equipment unless adequate design and operating safeguards by customer's authorized officers have been made. Customer agrees that prior to using or distributing any life-critical medical equipment that include Nordic Semiconductor ASA's products, customer will thoroughly test such systems and the functionality of such products as used in such systems.

Customer will fully indemnify Nordic Semiconductor ASA and its representatives against any damages, costs, losses, and/or liabilities arising out of customer's non-compliance with this section.

RoHS and REACH statement

Refer to www.nordicsemi.com for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© 2024 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.







Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Nordic Semiconductor:

NRF52840-QFAA-F-R