



M0116SD-161SDBR1-1

Vacuum Fluorescent Display Module

RoHS Compliant

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com

nhtech@newhavendisplay.com nhsales@newhavendisplay.com

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV. NO.	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	2/22

1. SCOPE

This specification applies to VFD module (Model No: M0116SD-161SDBR1-1).

2. FEATURES

- 2.1 LCD compatible interface and mounting holes.
 (This VFD module is capable to communicate some different type of bus systems such as i80 (Intel) or M68 (Motorola), 8-bit or 4-bit parallel data.), or a synchronous serial interface.
- 2.2 High quality of display and luminance.
- 2.3 Compact and light-weight unit by using new VFD technology and flat packed one-chip controller.
- 2.4 +5V single power supply.
- 2.5 Luminance adjustment available by software (4 levels).
- 2.6 8 user definable fonts available (CG-RAM font).
- 2.7 ASCII and Japanese Katakana characters (CG-ROM font).

3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

4. PRODUCT SPECIFICATIONS

4.1 Type

Table-1

Туре	M0116SD-161SDBR1-1
Digit Format	5×8Dot Matrix with Cursor

4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)

Table-2

Parameter		Specification	Unit
Outon	Width	80.0 ± 1.0	mm
Outer	Height	36.0 ± 1.0	mm
Dimensions	Thickness	9.35 Max	mm

STAND	ARD	SPECIFICATION	EOD	A DDD (A)		DC	CUMENT	NO.	REV. NO P	AGE
NAME		SPECIFICATION	FUR	APPROVAL					00	3/22
4.3	Specifica	ation of the Display	/ Pane	el (See Fig-9	on Page 7/2	0 for	details)		Tabl	e-3
		Parameter		Symbol		Speci	fication		Unit	
	Display	size		W*h	51.5*.	5.29			mm	
	Number	of digit		W*H	16 dig	gits*1	line			
	Characte	er Size		W*H	2.8*5.	29			mm	
	Characte	er Pitch		W*H	1.27*5	5.29			mm	
	Dot Size			W*H	0.28*0	0.53			mm	
	Display o	color		W*H	Green	(X=0	.250,Y=	0.439)		
4.4 E	nvironm	ent Conditions							Tab	le-4
		Parameter		Symbol	Min		Ma	ıx	Unit	
	Operatin	ig temperature		Topr	-40		+8	5	° C	
	Storage t	temperature		Tstg	-50		+9	5	° C	
	Humidity	y(operating)		Topr	0		8.	5	%	
	Humidity	y(non-operating)		Hstg	0		9	0	%	
	Vibration	n(5-55hz)		-	-		4		G	
	shock			-	-		40)	G	
4.5 A	Absolute	Maximum Ratings							Tab	le-5
		rete ma	ara	р		n i	М	Х	alMobt	inn y⊍S
	Supply v	oltage		Vic	-0.5		6	.0	Vdc	
	Input sig	ınal voltage		Vis	-0.5		Vcc-	+0.5	Vdc	
4.6 F	Recomme	end Operating Con	ditio	ns					Table	e-6
		Parameter		Symbol	Min	-	Гур.	Max.	Unit	
	Supply v	oltage		Vcc	4.5		5.0	5.5	Vdc	
	Input sig	nal voltage		Vis	0		-	Vcc	Vdc	
	Operatin	ig temperature		Topr	-20		+50	+70		
4.7	OC Charact	teristics (Ta=+25 °C,	Vcc=	+5.0Vdc)	_	-			Tab	ole-7
		Parameter		Symbol	Min.	Тур	ο.	Max	Unit	
	S	Supply current **)		Icc	_	90.	5	108	mA	
	Logica	l input voltage	Н	Vih	0.7*Vcc					
	_		L	vil	_					
	"H" le	vel input current	Vcc	Iih	20	1				
		Luminance		L	102	200		_	Ft-1	
		ows the current who			(350)	(68			cd/m²	

^{※)} Icc shows the current when all dots are turned on. The surge current can be approx.3 times the specified supply current at power on. However, the exacpeak surge current amplitude and duration are dependent on the characteristics of the host power supply.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	4/22

4.8 Timing Chart and AC Characteristics

4.8.1 Power-on Reset and /or REST Signal Timing




Fig-1 Power-on Reset and RESET signal Timing

4.8.2 I80 type CPU bus write in Timing




Fig –2 Data write-in Timing Diagram

4.8.3 i80 type CPU bus read-out Timing




Fig-3 Dada Read-out Timing Diagram (i80 bus interface)

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	5/22

4.8.4 M68 type CPU bus write in timing




Fig-4 Data write-in Timing Diagram(M68 bus interface)

4.8.5 M68 type CPU bus read-out Timing




Fig-5 Data read-out Timing Diagram (M68)

4.8.6 Synchonous Serial Interface Timing

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME			00	6/22

Item	Symbol	Min.	Max.	Unit
STB setup time	t _{STBS}	100	-	ns
STB hold time	t_{STBH}	500	-	ns
Input signal fall time	$t_{\mathbf{f}}$	-	15	ns
Input signal rise time	t_r	-	15	ns
STB pulse width high	twstb	500	-	ns
SCK pulse width high	t_{SCKH}	200	-	ns
SCK pulse width low	t_{SCKL}	200	-	ns
SI data setup time	t_{DSs}	100	-	ns
SI data hold time	t_{DHs}	100	-	ns
SCK cycle time	tcycsck	500	-	ns
SCK wait time between bytes	t_{WAIT}	1	-	us
SO data delay time	$t_{ m DDs}$	-	150	ns
SO data hold time	t_{DHRs}	5	-	ns

Note: All timing is specified using 20% and 80% of V_{CC} as the reference points.




Figure 6. Synchronous Serial Interface Write Cycle Timing




Figure 7. Synchronous Serial Interface Read Cycle Timing

STANDARD		DOCUMENT NO.	REV. NO.	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	7/22

4.9 SYSTEM BLOCK DIAGRAM




Fig-6 System Block Diagram of this VFD Module

4.10 Outer Dimensions




Fig-7 Outer dimensions

STANDARD
NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO.	REV.NO	PAGE
	00	8/22

4.11 Connecter Through Hole Location





Fig-8 15-pin Through Hole Dimensions

4.12 Pattern Details



5.FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM. The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

STANDARD NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO.	REV.NO	PAGE
	00	9/22

Table-8 Register Selection

RS	M68	i8	0	Onevation								
KS	R/W	/RD /WR		Operation								
0	0	1	0	R write as an internal operation (display clear, ect.)								
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)								
1	0	1	0	DR write as an internal operation (DR to DD-RAM or CG-RAM)								
1	1	0	1	DR read as an internal operation (DD-RAM or CG-RAM to DR)								

5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS =0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 nd Column	3 rd column	 15 th Column	Right End
1st Row	00H	01H	02H	 0EH	0FH

5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x8 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x8 dots character patterns.

The character fonts are shown on the following page. The character codes 00H to 0FH are allocated to the CG-RAM.

5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program.

For 5×8 dots and cursor, eight character patterns can be written. Write into DD-RAM the character codes at the addresses shown as the left column of Table-10 to show the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM addresses and data and display patterns and refer to Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35
36	37	38	39	40

STANDARD NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO. REV.NO PAGE
00 10/22

Table-10 Characters Font Table (CG-ROM)and CG-RAM codes

	Upp	er b	its	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
`	/			DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
	`			DB5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
Low	er t	oits		DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DBO	DB1	DB2	DB3		0	1	2	3	4	5	6	7	8	9	A	В	C	D	Е	F
0	0	0	0	0	CG-RAM (1)	I		Ø	9	P	ኣ	P	Ä	Æ		100000	ŋ	3004 3004 3004	¢	p
0	0	0	1	1	CG-RAM (2)	Note the last of t	I x	1	Ã	Q	ij	叫	À	æ	D	7	7	ረ ₄		q
0	0	1	0	2	CG-RAM (3)		XOOK	2	B	R	b	r	Å	£	r	1	IJ	X,	B	8
0	0	1	1	3	CG-RAM (4)		#	3	C	5	C	5	á	R	# G	ņ	Ŧ	E	8	Ø
0	1	0	0	4	CG-RAM (5)		\$	4	D	T	d	t	à		<u>ኒ</u>	I	ŀ	þ	H	Ω
0	1	0	1	5	CG-RAM (6)		%	5	1000 1000		6	u		O	*	7	t	7	C	ij
0	1	1	0	6	CG-RAM (7)		& &	6	F	Ų	ř	Ų	ŭ	#	7	Ħ	1004 100004	1000	P	2
0	1	1	1	7	CG-RAM (8)		7	7	G	W	9	W	ö	\(\)	7	#	X	7	9	π
1	0	0	0	8	CG-RAM (1)	į	Ç	8	H	X	h	X	Ø	I	4	ŋ	*	IJ	Ţ	X
1	0	0	1	9	CG-RAM (2)	ħ)	9	I	Y	i	닠	ф	Ç	ŋ	,	Į	Ib	* 1	닠
1	0	1	0	A	CG-RAM (3)	C	*	*	J	~	j	Z	Ü	₫	**************************************	3000E	'n	V	j	Ŧ
1	0	1	1	В	CG-RAM (4)	F	#	7	K		k	{	ü	ζ	#	Ħ	!		X	F
1	1	0	0	C	CG-RAM (5)	Ŧ	7	<	L	¥		Monomore	١,	<u>}</u>	ħ	ij	7	ŋ	¢	Ħ
1	1	0	1	D	CG-RAM (6)	þ	1000001	100001 100001	M	***	M	}	¥	4	1	7	ኅ	_,1	Į.	II I
1	1	1	0	E	CG-RAM (7)	4	*	>	H	٨	n	÷	Ų	ተ		t	min Hill	ųħ	ħ	
1	1	1	1	F	CG-RAM (8)	*	1	?	Ō	100001	O	÷	8	4	ij	IJ	Ϋ́	D	ö	

STANDARD NAME SPECIFICATION FOR APPROVAL DOCUMENT NO. REV.NO PAGE 00 11/22

Table-11 Relationship between CG-RAM address, Character Codes (DD-RAM) AND 5*7 (whit Cursor)
Dot Character Patterns (CG-RAM)

		Ch	aract	er Co	odes			Ò	CG-R	AM.	ADD	RES	S			C	haract	er Pat	terns			
		(DD	-RA	M D	ATA)	1										(CG-R	AM d	ata)			
D	D	D	D	D	D	D	D	A	A	A	A	A	A	D	D	D	D	D	D	D	D	
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	×	6	7	8	9	10	Character
											0	1	0	×	×	X	11	12	13	14	15	Pattern(0)
0	0	0	0	×	0	0	0	0	0	0	0	1	1	×	×	×	16	17	18	19	20	1 attern(0)
	0	U			U	U	0		0	U	1	0	0	×	×	X	21	22	23	24	25	
											1	0	1	×	×	×	26	27	28	29	30	
											1	1	0	×	×	×	31	32	33	34	35	
											1	1	1	×	×	×	36	X	×	×	×	Cursor
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	X	6	7	8	9	10	
											0	1	0	×	×	X	11	12	13	14	15	Character
0	0	0	0	×	0	0	1	0	0	1	0	1	1	×	×	×	16	17	18	19	20	Pattern (1)
		U					1			1	1	0	0	×	×	×	21	22	23	24	25	Tattern (1)
											1	0	1	×	×	X	26	27	28	29	30	
											1	1	0	×	×	×	31	32	33	34	35	
											1	1	1	×	×	×	36	×	X	X	×	Cursor
											0	0	0	×	×	X	1	2	3	4	5	
											0	0	1	×	×	×	6	7	8	9	10	
																						Character
0	0	0	0	×	1	1	1	1	1	1												Pattern(7)
0	U	U	U	^	1	1	1	1	1	1												rattern(/)
																						Cursor

Notes: 1. Character code bits 0 to 2 correspond to CG-RAM address bits 3 to 5 (3 bits 8 types).

- 2. CG-RAM address bits 0 to 2 designate the character the patter line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line If bit 4of the 8th line data is 1.1 bit will light up the cursor regardless of the cursor presence
- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left)
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H
- 5. 1 for CG-ram data corresponds display selection and 0 to non-selection." \times " Indicates non-effect.

STANDARD	SDECIEICATION EOD ADDDOVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	12/22

5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

*For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on.

The following instructions are executed during the initialization.

1) Display clear

Fill the DD-RAM with 20H (Space Code)

2) Set the address counter to 00H

Set the address counter (ACC) to point DD-RAM.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	13/22

3) Display on/off control:

D=0; Display off

B=0; Blinking off

C=0; Cursor off

4) Entry mode set:

L/D=1; Increment by 1

S=0; No shift

5) Function set

IF=1; 8-bit interface data

BR0=BR1=0; Brightness=100%

N=1; 2-line display

6) CPU interface type

When JP0=Open; M68 type (Factory Setting)

When JP0=Short; i80 type

5.3.2 External

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.

Table-12 Soldering Land OPEN/SHORT Combination Table

Mode	IP2	IP3	IP4	IP5	IP6	IP7
Parallel (Motorola)	(Note 1)	open	shorted	open	shorted	open
Parallel (Intel)	(Note 1)	open	shorted	open	open	shorted
Serial	open	shorted	open	shorted	shorted	open

Note 1: JP2 shorted (open) enables (disables) external reset mode.

STANDARD
NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO.	REV.NO	PAGE
	00	14/22

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself.

Refer to Table-13 for the list of each instruction execution time.

STANDARD NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO.	REV.NO	PAGE
	00	15/22

Table –13 Instruction Set

Table –13 Instruction					CO	ODE					D
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Display clear	0	0	0	0	0	0	0	0	0	1	Clear all display and sets DD-ram address 0 in address counter
Cursor Home	0	0	0	0	0	0	0		1	×	Sets DDRAM address 0 in ACC. Also returns the display being shifted to the original position DD RAM contents remain unchanged
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	Sets the cursor direction and specifies display shift. These operations are during WR/RD data
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all display ON/OFF(D),cursor ON/OFF(C),cursor blink of character position(B)
Cursor or display Shift	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display or cursor, keeping DD-RAM contents.
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	Sets data length (IF), number of display lines (N), Set brightness level (BR1, BR0)
CGRAM address Setting	0	0	0	1			A	CG			Sets the CG-RAM address.
DDRAM Address setting	0	0	1	ADD					Sets the DD-RAM address.		
Busy flag & address setting	0	1	BF				Read busy flag (BF) and address counter (ACC).				

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	16/22

Data write to CG or DDRAM	1	0	Data writing	Writes data into CG-RAM or DD-RAM		
Data Read from CG or DDRAM	1	1	Data reading	Read data from CG-RAM or DD-RAM		
	I/D=1	l: Incr	ement	[Abbreviation]		
	I/D=0): Dec	rement	DD-RAM: Display Data RAM		
	S=1:	Displa	ny shift enabled	CG-RAM: Character Generater		
	S=0:	Curso	r shift enabled	RAM		
	S/C=	1: Dis	play shift	ACG: CG-RAM Address		
	S/C=	0: Cur	sor move	ADD: DD-RAM Address		
	R/L=	1: Shi	ft to the right	ACC: Address Counter		
	R/L=	0: Shi	ft to the left			
	IF=1:	8bits				
*NOTE	IF=0:	4bits				
	N=1:	2 Lin	es display			
	N=0:	1 Line	s display			
	BR1,	BR0=	= 00: 100%			
			01: 75%			
			10: 50%			
	BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable)					
	.: Do	on't o	care			

6.2 Instruction Description

6.2.1 Display Clear

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1

RS=0, R/W=0

This instructions

- (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).
- (2) Clears the contents of the address counter (ACC) to 00H.
- (3) Sets the display for zero character shift (returns original position).
- (4) Sets the address counter(ACC) to point to the DD-RAM.
- (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).
- (6) Sets the address counter (ACC) to increment on the each access of DD-RAM or CG-RAM.

STANDARD	SDECIEICATION EOD ADDDOVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	17/22

6.2.2 Cursor Home

DB/	DR6	DR6 DR2	DB4	DB3	DB2	DRI	DR0
0	0	0 0	0	0	0	1	×
R	S=0, 1	=0, R/W=0)				

 $02H to 03H \times : Don't care$

This instruction

- (1) Clears the contents of the address counter (ACC) to 00H.
- (2) Sets the address counter (ACC) to point to the DD-RAM.
- (3) Sets the display for zero character shift (returns original position).
- (4) If the cursor is displayed, moves the left most character in the top line (upper line).

6.2.3 Entry Mode Set

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	I/D	S
RS	S=0, R	/W=0			l l	LI CONTRACTOR OF THE PROPERTY	

04H to 07H

The I/D bit selects the way in which the contents of the address counter (ACC) are modified after every access to DD-RAM or CG-RAM.

I/D=1: The address counter (ACC) is incremented.

I/D=0: The address counter (ACC) is decremented.

The S bit enable display shift, instead of cursor shift, after each write or read to the DD-RAM.

S=1: Display shift enabled.

S=0: Cursor shift enabled.

The direction in which the display is shifted is opposite in sense to that of the cursor.

For example, if S=0 and I/D=1, the cursor would shift one character to the right after a MPU writes to DD-RAM. However if S=1 and I/D=1, the display would shift one character to the left and the cursor would maintain its position on panel.

The cursor will already be shifted in the direction selected by I/D during reads of the DD-RAM, irrespective of the value of S. Similarly reading and writing the CG-RAM always shift the cursor.

Also both lines are shifted simultaneously.

Table-14 Cursor move and Display shift by the "Entry Mode Set"

I/D	S	After writing DD-RAM data	After reading DD-RAM data
0	0	The cursor moves one character to the	The cursor moves one character
0	0	left.	to the left.
1	0	The cursor moves one character to the	The cursor moves one character to
1	0	right.	the right.
0	1	The display shifts one character to the	The cursor moves one character to
U	1	right without cursor's move.	the left.
1	1	The display shifts one character to the left	The cursor moves one character
	1	without cursor's move.	to the right.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	18/22

6.2.4 Display ON/OFF

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	D	С	В

RS=0, R/W=0

08H to 0FH

X: Don't care

This instruction controls various features of the display.

 $\begin{array}{lll} D=1: \ Display \ on \ , & D=0: \ Display \ off. \\ C=1: \ Cursor \ on & C=0: \ Cursor \ off. \\ B=1: \ Blinking \ on & B=0: \ blinking \ off. \end{array}$

(Blinking is achieved by alternating between a normal and all on display of a character.

The cursor' blink with a frequency of about 1.0 Hz and DUTY 50%)

6.2.5 Cursor/Display Shift

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	S/C	R/L	0	0
RS	=0, R	/W=0					

10H to 1FH ×: Don't care

This instruction shifts the display and/or moves the cursor on character to the left or right, without reading or writing DD-RAM.

The S/C bit selects movement of the cursor or movement of both the cursor and the display.

S/C=1: Shift both cursor and display

S/C=0: Shift cursor only

The R/L bit selects left ward or right ward movement of the display and/or cursor.

R/L=1: Shift one character right

R/L=0: Shift one character left

Table-15 Cursor/Display shift

S/C	R/L	Cursor shift	Display shift
0	0	Move one character to the left	No shift
0	1	Move one character to the right	No shift
1	0	Shift one character to the left with display	Shift one character to the left
1	1	Shift one character to the right with display	Shift one character to the right

STANDARD 'NAME

SPECIFICATION FOR APPROVAL

DOCUMENT NO.	REV.NO	PAGE
	00	19/22

6.2.6.Function Set

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	1	IF	N	×	BR1	BR2	
RS=0, R/W=0								

20H to 3FH

X: Don't care

This instruction sets width of data bus line.(when to use parallel interface. IM=1). The number of display line and brightness control.

This instruction initializes the system, and must be the first instruction executed after power-on.

The IF bit selects between an 8-bit or 4-bit bus width interface.

IF=1: 8-bit CPU interface using DB7 to DB0

IF=0: 4-bit CPU interface using DB7 to DB4

The N bit selects between 1-line or 2-line display.

N=1: Select 2 line display (Using anode output A1 to A80)

N=0: Select 1 line display (Using anode output A1 to A40. A41 to A80 fixed Low level.)

BR1, BR0 flag is control to brightness of VFD to modulate pulse width of Anode output as follows.

BR1	BR0	Brightness
0	0	100%
0	1	75%
1	0	50%
1	1	25%

6.2.7 Set CG-RAM Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1			ACC	Ĵ		
RS=0, R/W=0							

40H to 7FH

X: Don't care


This instruction

- (1) Load a new 60bit address into the address counter (ACC).
- (2) Sets the address counter (ACC) to address CG-RAM.

Once "Set CG-RAM Address" has been executed, the contents of the address counter (ACC) will be automatically modified after every access of CG-RAM, as determined by the "Entry Mode Set" instruction.

The active width of the address counter (ACC), when it is addressing CG-RAM, is 6-bit, so the counter will wrap around to 00H from 3FH if more than 64 bytes of data are written to CG-RAM

6.2.8 Set DD-RAM Address



80H to A7H (1-Line)

C0H to E7h (2-line)

×: Don't care

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME			00	20/22

This instruction


- (1) Loads a new 7-bit address into the address counter (ACC).
- (2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 st line	40	00H to 27H
2 nd line	40	40H to 67H

6.2.9 Read Busy Flag and Address



RS=0, R/W=1


Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM



RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM).

The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME			00	21/22

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

7. 0 PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.
 i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately.

 The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.

NOTE: Newhaven Display reserves the right to change or modify this spec or design without notice in order to improve the quality or design of this product.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	22/22

8.0 CONNECTOR INTERFACE

Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)	Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)
1	GND	GND	GND	2	V_{CC}	V_{CC}	V_{CC}
3	SI/SO	NC or RST/	NC or RST/	4	STB	RS	RS
5	NC	WR/	R/W	6	SCK	RD/	Е
7	NC	DB0	DB0	8	NC	DB1	DB1
9	NC	DB2	DB2	10	NC	DB3	DB3
11	NC	DB4	DB4	12	NC	DB5	DB5
13	NC	DB6	DB6	14	NC	DB7	DB7

NC = No Connection

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Newhaven Display: M0116SD-161SDBR1-1